freecalypso-schem2: revision graph

graph

less more | rev 30: (0) +32 +50 tip

Venus MCL: add Q401 charging circuit MOSFET
Sun, 21 Nov 2021 08:40:13 +0000, by Mychaela Falconia
venus/src/Makefile: generate bound.unet
Sun, 21 Nov 2021 03:14:56 +0000, by Mychaela Falconia
Venus MCL: ready for first binding
Sun, 21 Nov 2021 03:05:26 +0000, by Mychaela Falconia
Venus MCL: first steps toward binding,
Sun, 21 Nov 2021 02:14:49 +0000, by Mychaela Falconia
Venus: reached the point of compiling sverp.unet
Sat, 20 Nov 2021 21:54:27 +0000, by Mychaela Falconia
Venus: preliminary choice of slide switch part for charging control
Sat, 20 Nov 2021 21:12:23 +0000, by Mychaela Falconia
Venus src: USB domain captured
Sat, 20 Nov 2021 19:44:59 +0000, by Mychaela Falconia
venus/src/usb: building blocks from DUART28
Sat, 20 Nov 2021 17:48:18 +0000, by Mychaela Falconia
Venus primitives: additions for USB
Sat, 20 Nov 2021 09:10:02 +0000, by Mychaela Falconia
Venus MCL: smaller package for USB EEPROM
Sat, 20 Nov 2021 08:32:54 +0000, by Mychaela Falconia
Venus MCL: USB connector and ICs from DUART28
Sat, 20 Nov 2021 06:19:00 +0000, by Mychaela Falconia
venus/src/top/mobile.v written
Sat, 20 Nov 2021 05:45:37 +0000, by Mychaela Falconia
Venus src: jtag_if.v adapted from FCDEV3B
Sat, 20 Nov 2021 04:32:50 +0000, by Mychaela Falconia
Venus src: SIM socket block captured
Fri, 19 Nov 2021 20:59:14 +0000, by Mychaela Falconia
Venus src: add 74LVC1G04 inverting buffer for SIM_CD
Fri, 19 Nov 2021 20:35:10 +0000, by Mychaela Falconia
venus/src/periph/calypso_uart_in.v written
Fri, 19 Nov 2021 20:10:46 +0000, by Mychaela Falconia
Venus primitives: add logic IC subpackages
Fri, 19 Nov 2021 19:46:03 +0000, by Mychaela Falconia
Venus MCL: add 74LVC125A for Calypso UART inputs
Fri, 19 Nov 2021 18:57:57 +0000, by Mychaela Falconia
venus/src/periph/battery.v: adapted from FCDEV3B
Fri, 19 Nov 2021 06:48:25 +0000, by Mychaela Falconia
venus/src/periph/sma_wrap.v: unchanged from FCDEV3B
Fri, 19 Nov 2021 06:44:53 +0000, by Mychaela Falconia
Venus core: bring out SIM_CD
Fri, 19 Nov 2021 06:09:13 +0000, by Mychaela Falconia
Venus: first version of Verilog for the Calypso core
Fri, 19 Nov 2021 05:58:21 +0000, by Mychaela Falconia
Venus primitives: add TRRS jack
Fri, 19 Nov 2021 03:47:49 +0000, by Mychaela Falconia
Venus MCL: add audio jacks
Fri, 19 Nov 2021 03:44:51 +0000, by Mychaela Falconia
Venus primitives file started
Fri, 19 Nov 2021 03:07:48 +0000, by Mychaela Falconia
Venus MCL: add LEDs
Fri, 19 Nov 2021 01:43:41 +0000, by Mychaela Falconia
Venus MCL: connectors from FCDEV3B
Fri, 19 Nov 2021 01:02:52 +0000, by Mychaela Falconia
venus/src/pinouts: from FCDEV3B and Tango
Fri, 19 Nov 2021 00:35:01 +0000, by Mychaela Falconia
Venus MCL: put Epcos FEM at U601
Fri, 19 Nov 2021 00:26:08 +0000, by Mychaela Falconia
Venus MCL: specify X201 32.768 kHz crystal
Fri, 19 Nov 2021 00:24:16 +0000, by Mychaela Falconia
Venus MCL: starting with major components
Thu, 18 Nov 2021 23:35:57 +0000, by Mychaela Falconia

less more | rev 30: (0) +32 +50 tip

FreeCalypso > hg > freecalypso-schem2

graph