annotate gsm-fw/bsp/rtc/Makefile @ 923:10b4bed10192

gsm-fw/L1: fix for the DSP patch corruption bug The L1 code we got from the LoCosto fw contains a feature for DSP CPU load measurement. This feature is a LoCosto-ism, i.e., not applicable to earlier DBB chips (Calypso) with their respective earlier DSP ROMs. Most of the code dealing with that feature is conditionalized as #if (DSP >= 38), but one spot was missed, and the MCU code was writing into an API word dealing with this feature. In TCS211 this DSP API word happens to be used by the DSP code patch, hence that write was corrupting the patched DSP code.
author Mychaela Falconia <falcon@ivan.Harhan.ORG>
date Mon, 19 Oct 2015 17:13:56 +0000
parents 98be4841eeb7
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
160
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
1 CC= arm-elf-gcc
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
2 CFLAGS= -O2 -fno-builtin -mthumb-interwork -mthumb
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
3 LD= arm-elf-ld
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
4
161
98be4841eeb7 gsm-fw: RTC code hooked into the build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 160
diff changeset
5 OBJS= rtc_env.o rtc_functions.o rtc_handle_message.o rtc_process.o rtc_task.o
160
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
6
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
7 HDRS= rtc_api.h rtc_config.h rtc_env.h rtc_i.h rtc_messages_i.h \
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
8 rtc_pool_size.h
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
9
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
10 all: xipcode.o
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
11
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
12 ${OBJS}: ${HDRS}
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
13
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
14 xipcode.o: ${OBJS}
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
15 ${LD} -r -o $@ ${OBJS}
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
16
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
17 clean:
dbfc9ff4e8d2 gsm-fw: starting to compile RTC code
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
18 rm -f *.[oa] *errs