FreeCalypso > hg > freecalypso-sw

annotate gsm-fw/riviera/Makefile @ 923:10b4bed10192

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
gsm-fw/L1: fix for the DSP patch corruption bug The L1 code we got from the LoCosto fw contains a feature for DSP CPU load measurement. This feature is a LoCosto-ism, i.e., not applicable to earlier DBB chips (Calypso) with their respective earlier DSP ROMs. Most of the code dealing with that feature is conditionalized as #if (DSP >= 38), but one spot was missed, and the MCU code was writing into an API word dealing with this feature. In TCS211 this DSP API word happens to be used by the DSP code patch, hence that write was corrupting the patched DSP code.
author Mychaela Falconia <falcon@ivan.Harhan.ORG>
date Mon, 19 Oct 2015 17:13:56 +0000
parents afceeeb2cba1
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
129
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
1 AR= arm-elf-ar
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
2 RANLIB= arm-elf-ranlib
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
3
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
4 SUBDIR= init rvf rvm rvt support
123
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
5
129
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
6 INIT_OBJS= init/create_RVtasks.o
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
7 RVF_OBJS= rvf/rvf_buffer.o rvf/rvf_mem_pool.o rvf/rvf_msg.o \
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
8 rvf/rvf_task.o rvf/rvf_time.o rvf/rvf_trace_adapt.o
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
9 RVM_OBJS= rvm/rvm_api.o rvm/rvm_group_swe.o rvm/rvm_mem.o rvm/rvm_swe.o \
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
10 rvm/rvm_swe_db.o rvm/rvm_swe_hdlr.o rvm/rvm_task.o
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
11 RVT_OBJS= rvt/rvt_api.o rvt/rvt_env.o rvt/rvt_task.o
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
12 SUP_OBJS= support/exception.o
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
13
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
14 OBJS= ${INIT_OBJS} ${RVF_OBJS} ${RVM_OBJS} ${RVT_OBJS} ${SUP_OBJS}
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
15
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
16 all: librv.a
123
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
17
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
18 ${SUBDIR}: FRC
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
19 cd $@; ${MAKE} ${MFLAGS}
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
20
129
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
21 ${INIT_OBJS}: init
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
22 @true
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
23
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
24 ${RVF_OBJS}: rvf
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
25 @true
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
26
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
27 ${RVM_OBJS}: rvm
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
28 @true
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
29
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
30 ${RVT_OBJS}: rvt
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
31 @true
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
32
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
33 ${SUP_OBJS}: support
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
34 @true
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
35
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
36 librv.a: ${OBJS}
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
37 ${AR} cru $@ ${OBJS}
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
38 ${RANLIB} $@
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
39
123
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
40 clean: FRC
129
7d7950d7f924 Riviera should be ready for the first TI fw build attempt
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 123
diff changeset
41 rm -f *.[oa] *.out *errs
123
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
42 for i in ${SUBDIR}; do (cd $$i; ${MAKE} ${MFLAGS} clean); done
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
43
595631eee4bc riviera hooked into nuc-fw build
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
44 FRC: