annotate loadtools/scripts/compal.init @ 923:10b4bed10192

gsm-fw/L1: fix for the DSP patch corruption bug The L1 code we got from the LoCosto fw contains a feature for DSP CPU load measurement. This feature is a LoCosto-ism, i.e., not applicable to earlier DBB chips (Calypso) with their respective earlier DSP ROMs. Most of the code dealing with that feature is conditionalized as #if (DSP >= 38), but one spot was missed, and the MCU code was writing into an API word dealing with this feature. In TCS211 this DSP API word happens to be used by the DSP code patch, hence that write was corrupting the patched DSP code.
author Mychaela Falconia <falcon@ivan.Harhan.ORG>
date Mon, 19 Oct 2015 17:13:56 +0000
parents 326363ba5bf4
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
383
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
1 # Set WS=3 for both nCS0 and nCS1. This configuration is used by OsmocomBB
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
2 # for all 3 Compal models (E86/88/99), and is also seen in the IDA disassembly
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
3 # listing of c115-1.0.46.E firmware contributed by Christophe Devine.
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
4
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
5 w16 fffffb00 00A3
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
6 w16 fffffb02 00A3
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
7
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
8 # We need to set the FFFF:FB10 register to map the flash (not the boot ROM)
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
9 # to address 0. We need this mapping in order to be able to dump and program
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
10 # the entire flash, as for some reason the alternate nCS0 mapping at 0x03000000
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
11 # does not work on Compal phones. (That alternate mapping works fine on
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
12 # Openmoko and Pirelli phones, though. Perhaps the different Calypso chip
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
13 # version is the culprit, or perhaps this alternate mapping works only if the
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
14 # physical nIBOOT pin is low.)
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
15
326363ba5bf4 loadtools: compal.config and compal.init created
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
16 w16 fffffb10 0300