annotate gsm-fw/riviera/rvt/Makefile @ 315:1b4beffc8055

target-utils: compalstage included in the build
author Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
date Wed, 02 Apr 2014 21:20:47 +0000
parents afceeeb2cba1
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
122
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
1 CC= arm-elf-gcc
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
2 CFLAGS= -O2 -fno-builtin -mthumb-interwork -mthumb
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
3
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
4 OBJS= rvt_api.o rvt_env.o rvt_task.o
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
5
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
6 all: ${OBJS}
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
7
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
8 clean:
28f967578233 RVT compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
9 rm -f *.[oa] *errs