annotate rvinterf/libg23/Makefile @ 593:5da15ffc340c

gsm-fw/bsp/niq32.c: enable ABB and GAUGING handlers when L1 is present
author Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
date Sun, 17 Aug 2014 04:22:05 +0000
parents 28b4d3c9e85d
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
331
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
1 CC= gcc
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
2 CFLAGS= -O2
332
28b4d3c9e85d rvinterf/libg23: complete for now
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 331
diff changeset
3 OBJS= fmtdispatch.o fmtfunc.o
331
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
4 LIB= libg23.a
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
5
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
6 all: ${LIB}
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
7
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
8 ${LIB}: ${OBJS}
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
9 ar rcu $@ ${OBJS}
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
10 ranlib $@
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
11
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
12 clean:
91ea7a4a0b4d rvinterf/libg23: started
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
13 rm -f *.[oa] errs