annotate loadtools/scripts/cs2-4ws-8mb.init @ 1017:759b3cbf46aa

doc/TCH-special-feature: document written
author Mychaela Falconia <falcon@ivan.Harhan.ORG>
date Mon, 21 Mar 2016 06:05:57 +0000
parents c22afeecbf34
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
995
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
1 # This loadtool init script provides memory interface register setup
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
2 # for targets which fit the following criteria:
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
3 #
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
4 # 3 chip selects are used: nCS0, nCS1 and nCS2
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
5 # 4 wait states are to be used (register setting 00A4)
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
6 # 8 MiB memory banks are in use, such that ADD22 needs to be enabled
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
7
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
8 w16 fffffb00 00A4
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
9 w16 fffffb02 00A4
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
10 w16 fffffb04 00A4
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
11 w16 fffef006 0008