FreeCalypso > hg > freecalypso-sw

annotate loadtools/scripts/dsample.config @ 1017:759b3cbf46aa

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
doc/TCH-special-feature: document written
author Mychaela Falconia <falcon@ivan.Harhan.ORG>
date Mon, 21 Mar 2016 06:05:57 +0000
parents c22afeecbf34
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
995
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
1 # The following parameters go into the <p command sent to the boot ROM
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
2 # The values to be used have been gleaned from the 20020917 fw image
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
3
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
4 # CLKTCXO input is 13 MHz on the D-Sample, and with Calypso C05
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
5 # the max allowed PLL'ed clock is 78 MHz for the DSP and 39 MHz for the ARM.
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
6 # TI's firmware sets the PLL up to multiply by 6 (giving 78 MHz) with
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
7 # divide by 2 for the ARM, but the boot ROM doesn't do the latter when
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
8 # the input clock is 13 MHz. Hence we'll program the PLL to multiply
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
9 # by 3, putting everything at 39 MHz.
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
10
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
11 pll-config 3/1
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
12 rhea-cntl 0x00 # set by 20020917 fw, hence presumed correct
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
13
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
14 # The remaining settings are carried out via loadagent commands
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
15 init-script cs2-4ws-8mb.init
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
16
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
17 # 8 MiB flash, accessible at 0x03000000 without Compal-like problems,
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
18 # let's use CFI.
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
19 flash cfi-8M 0x03000000
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
20
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
21 # Perform a Iota poweroff when we are done
c22afeecbf34 loadtools/scripts: D-Sample config added
Mychaela Falconia <falcon@ivan.Harhan.ORG>
parents:
diff changeset
22 exit-mode iota-off