annotate gsm-fw/riviera/rvf/Makefile @ 710:857ded4ed2a1

dl_signal.c compiles
author Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
date Fri, 03 Oct 2014 04:30:17 +0000
parents afceeeb2cba1
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
119
dd56546ad9e0 starting to compile RVF
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
1 CC= arm-elf-gcc
dd56546ad9e0 starting to compile RVF
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
2 CFLAGS= -O2 -fno-builtin -mthumb-interwork -mthumb
dd56546ad9e0 starting to compile RVF
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
3
120
e7d4ec9c4c32 All of RVF compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 119
diff changeset
4 OBJS= rvf_buffer.o rvf_mem_pool.o rvf_msg.o rvf_task.o rvf_time.o \
e7d4ec9c4c32 All of RVF compiles
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents: 119
diff changeset
5 rvf_trace_adapt.o
119
dd56546ad9e0 starting to compile RVF
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
6
dd56546ad9e0 starting to compile RVF
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
7 all: ${OBJS}
dd56546ad9e0 starting to compile RVF
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
8
dd56546ad9e0 starting to compile RVF
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
9 clean:
dd56546ad9e0 starting to compile RVF
Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
parents:
diff changeset
10 rm -f *.[oa] *errs