FreeCalypso > hg > freecalypso-sw
diff gsm-fw/bsp/rtc/rtc_config.h @ 160:dbfc9ff4e8d2
gsm-fw: starting to compile RTC code
| author | Michael Spacefalcon <msokolov@ivan.Harhan.ORG> |
|---|---|
| date | Sun, 17 Nov 2013 22:52:52 +0000 |
| parents | 3c42e6e5fc04 |
| children |
line wrap: on
line diff
--- a/gsm-fw/bsp/rtc/rtc_config.h Sun Nov 17 22:10:10 2013 +0000 +++ b/gsm-fw/bsp/rtc/rtc_config.h Sun Nov 17 22:52:52 2013 +0000 @@ -1,51 +1,65 @@ -/********************************************************************************/ -/* */ -/* File Name: rtc_config.h */ -/* */ -/* Purpose: This file contains adresses for RTC register access. */ -/* and defined value */ -/* */ -/* Note: None. */ -/* */ -/* Revision History: */ -/* 05/31/01 Laurent Sollier Create. */ -/* */ -/* (C) Copyright 2001 by Texas Instruments Incorporated, All Rights Reserved */ -/* */ -/********************************************************************************/ +/******************************************************************************/ +/* */ +/* File Name: rtc_config.h */ +/* */ +/* Purpose: This file contains adresses for RTC register access. */ +/* and defined value */ +/* */ +/* Note: None. */ +/* */ +/* Revision History: */ +/* 05/31/01 Laurent Sollier Create. */ +/* */ +/* (C) Copyright 2001 by Texas Instruments Incorporated, All Rights Reserved */ +/* */ +/******************************************************************************/ #ifndef _RTC_CONFIG_H_ #define _RTC_CONFIG_H_ -#ifndef _WINDOWS - #include "chipset.cfg" -#endif +#include "../../include/config.h" - -#include "memif/mem.h" -#include "rv/general.h" - +#include "../mem.h" +#include "../../riviera/rv/general.h" /* FOR ULYSSE AND CALYPSO CHIP */ -#define RTC_SECONDS_REG (UINT8 *)(RTC_XIO_START) /* Seconds register */ -#define RTC_MINUTES_REG ((UINT8 *)(RTC_XIO_START) + 0x01) /* Minutes register */ -#define RTC_HOURS_REG ((UINT8 *)(RTC_XIO_START) + 0x02) /* Hours register */ -#define RTC_DAYS_REG ((UINT8 *)(RTC_XIO_START) + 0x03) /* Days register */ -#define RTC_MONTHS_REG ((UINT8 *)(RTC_XIO_START) + 0x04) /* Months register */ -#define RTC_YEARS_REG ((UINT8 *)(RTC_XIO_START) + 0x05) /* Years register */ -#define RTC_WEEK_REG ((UINT8 *)(RTC_XIO_START) + 0x06) /* Week register */ -#define RTC_ALARM_SECONDS_REG ((UINT8 *)(RTC_XIO_START) + 0x08) /* Alarms seconds register */ -#define RTC_ALARM_MINUTES_REG ((UINT8 *)(RTC_XIO_START) + 0x09) /* Alarms minutes register */ -#define RTC_ALARM_HOURS_REG ((UINT8 *)(RTC_XIO_START) + 0x0A) /* Alarms hours register */ -#define RTC_ALARM_DAYS_REG ((UINT8 *)(RTC_XIO_START) + 0x0B) /* Alarms days register */ -#define RTC_ALARM_MONTHS_REG ((UINT8 *)(RTC_XIO_START) + 0x0C) /* Alarms months register */ -#define RTC_ALARM_YEARS_REG ((UINT8 *)(RTC_XIO_START) + 0x0D) /* Alarms years register */ -#define RTC_CTRL_REG ((UINT8 *)(RTC_XIO_START) + 0x10) /* Control register */ -#define RTC_STATUS_REG ((UINT8 *)(RTC_XIO_START) + 0x11) /* Status register */ -#define RTC_INTERRUPTS_REG ((UINT8 *)(RTC_XIO_START) + 0x12) /* Interrupts register */ -#define RTC_COMP_LSB_REG ((UINT8 *)(RTC_XIO_START) + 0x13) /* LSB compensation register */ -#define RTC_COMP_MSB_REG ((UINT8 *)(RTC_XIO_START) + 0x14) /* MSB compensation register */ + /* Seconds register */ +#define RTC_SECONDS_REG (UINT8 *)(RTC_XIO_START) + /* Minutes register */ +#define RTC_MINUTES_REG ((UINT8 *)(RTC_XIO_START) + 0x01) + /* Hours register */ +#define RTC_HOURS_REG ((UINT8 *)(RTC_XIO_START) + 0x02) + /* Days register */ +#define RTC_DAYS_REG ((UINT8 *)(RTC_XIO_START) + 0x03) + /* Months register */ +#define RTC_MONTHS_REG ((UINT8 *)(RTC_XIO_START) + 0x04) + /* Years register */ +#define RTC_YEARS_REG ((UINT8 *)(RTC_XIO_START) + 0x05) + /* Week register */ +#define RTC_WEEK_REG ((UINT8 *)(RTC_XIO_START) + 0x06) + /* Alarms seconds register */ +#define RTC_ALARM_SECONDS_REG ((UINT8 *)(RTC_XIO_START) + 0x08) + /* Alarms minutes register */ +#define RTC_ALARM_MINUTES_REG ((UINT8 *)(RTC_XIO_START) + 0x09) + /* Alarms hours register */ +#define RTC_ALARM_HOURS_REG ((UINT8 *)(RTC_XIO_START) + 0x0A) + /* Alarms days register */ +#define RTC_ALARM_DAYS_REG ((UINT8 *)(RTC_XIO_START) + 0x0B) + /* Alarms months register */ +#define RTC_ALARM_MONTHS_REG ((UINT8 *)(RTC_XIO_START) + 0x0C) + /* Alarms years register */ +#define RTC_ALARM_YEARS_REG ((UINT8 *)(RTC_XIO_START) + 0x0D) + /* Control register */ +#define RTC_CTRL_REG ((UINT8 *)(RTC_XIO_START) + 0x10) + /* Status register */ +#define RTC_STATUS_REG ((UINT8 *)(RTC_XIO_START) + 0x11) + /* Interrupts register */ +#define RTC_INTERRUPTS_REG ((UINT8 *)(RTC_XIO_START) + 0x12) + /* LSB compensation register */ +#define RTC_COMP_LSB_REG ((UINT8 *)(RTC_XIO_START) + 0x13) + /* MSB compensation register */ +#define RTC_COMP_MSB_REG ((UINT8 *)(RTC_XIO_START) + 0x14) /* RTC Control register description */ @@ -56,31 +70,31 @@ #define RTC_TEST_MODE 0x0010 /* Test mode */ #define RTC_SET_32_COUNTER 0x0020 /* set 32 KHz counter with comp_reg */ #if ((CHIPSET == 7) || (CHIPSET == 8) || (CHIPSET == 10) || (CHIPSET == 11)) - #define RTC_nDELTA_OMEGA 0x0040 /* Analog Baseband Type */ + #define RTC_nDELTA_OMEGA 0x0040 /* Analog Baseband Type */ #endif /* RTC Interrupt register description */ -#define RTC_EVERY 0x0003 /* Define period of periodic interrupt - (second, minute, hour, day) */ +#define RTC_EVERY 0x0003 + /* Define period of periodic interrupt (second, minute, hour, day) */ #define RTC_IT_TIMER 0x0004 /* Enable periodic interrupt */ #define RTC_IT_ALARM 0x0008 /* Alarm interrupt enabled or not */ /* RTC Status register description */ -#define RTC_BUSY 0x0001 +#define RTC_BUSY 0x0001 #define RTC_RUN 0x0002 /* RTC is running */ #define RTC_1S_EVENT 0x0004 /* One second has occured */ -#define RTC_1M_EVENT 0x0008 /* One minute has occured */ +#define RTC_1M_EVENT 0x0008 /* One minute has occured */ #define RTC_1H_EVENT 0x0010 /* One hour has occured */ #define RTC_1D_EVENT 0x0020 /* One day has occrued */ -#define RTC_ALARM 0x0040 /* Alarm interrupt has been generated */ +#define RTC_ALARM 0x0040 /* Alarm interrupt has been generated */ #define RTC_POWER_UP 0x0080 /* Indicates that a reset occured */ #define RTC_EVERY_SEC 0x0000 #define RTC_EVERY_MIN 0x0001 -#define RTC_EVERY_HR 0x0002 +#define RTC_EVERY_HR 0x0002 #define RTC_EVERY_DAY 0x0003 /* 32 Khz and HF clock definition */