annotate target-utils/libc/memcpy32.S @ 461:10e168596dfd

doc/SIM-hardware-debugging: article written
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 10 Feb 2019 20:40:56 +0000
parents 8dc062c6359b
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
90
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 .text
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 .code 32
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 .globl memcpy32
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 memcpy32:
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 1: subs r2, r2, #4
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 ldrcs r3, [r1], #4
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 strcs r3, [r0], #4
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 bhi 1b
8dc062c6359b target-utils/libc: memcpy16 and memcpy32 optimized variants implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 bx lr