annotate target-utils/libc/memcmp.S @ 1014:961efadd530a default tip

fc-shell TCH DL handler: add support for CSD modes TCH DL capture mechanism in FC Tourmaline firmware has been extended to support CSD modes in addition to speech - add the necessary support on the host tools side. It needs to be noted that this mechanism in its present state does NOT provide the debug utility value that was sought: as we learned only after the code was implemented, TI's DSP has a misfeature in that the buffer we are reading (a_dd_0[]) is zeroed out when the IDS block is enabled, i.e., we are reading all zeros and not the real DL bits we were after. But since the code has already been written, we are keeping it - perhaps we can do some tests with IDS disabled.
author Mychaela Falconia <falcon@freecalypso.org>
date Tue, 26 Nov 2024 06:27:43 +0000
parents a675cec34076
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
93
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 .text
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 .code 32
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 .globl bcmp
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 .globl memcmp
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 bcmp:
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 memcmp:
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 cmp r2, #0
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 beq zero_len_out
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 mov r3, r0
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 1: ldrb r0, [r3], #1
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 ldrb r12, [r1], #1
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 subs r0, r0, r12
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 bxne lr
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14 subs r2, r2, #1
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 bne 1b
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16 bx lr
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
18 zero_len_out:
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
19 mov r0, #0
a675cec34076 target-utils/libc: assembly implementation of bcmp/memcmp
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
20 bx lr