annotate ringtools/e1-experiments/test3.src @ 406:b88a37d4f148

fcup-smdump: set AT+CSCS="IRA" at the end (don't leave HEX)
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 11 Aug 2018 19:43:44 +0000
parents 64b37ad18f7a
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
173
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 osc-set 0
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 time 1
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 osc 0 63 32 20
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 time 50
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 osc 0 63 32 20
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8
64b37ad18f7a e1-experiments: better test setup
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 end