FreeCalypso > hg > freecalypso-tools
view target-utils/include/romvars.h @ 1014:961efadd530a default tip
fc-shell TCH DL handler: add support for CSD modes
TCH DL capture mechanism in FC Tourmaline firmware has been extended
to support CSD modes in addition to speech - add the necessary support
on the host tools side.
It needs to be noted that this mechanism in its present state does NOT
provide the debug utility value that was sought: as we learned only
after the code was implemented, TI's DSP has a misfeature in that the
buffer we are reading (a_dd_0[]) is zeroed out when the IDS block
is enabled, i.e., we are reading all zeros and not the real DL bits
we were after. But since the code has already been written, we are
keeping it - perhaps we can do some tests with IDS disabled.
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Tue, 26 Nov 2024 06:27:43 +0000 |
parents | e7502631a0f9 |
children |
line wrap: on
line source
/* * Our loadagent will always be loaded into Calypso targets by the on-chip * boot ROM operating in the UART download mode. The lowest IRAM address * at which we can load our code is 0x800750; somewhat lower at 0x800518 * the boot ROM downloader has a few variables which may have been intended * to be private to the boot ROM, but which are useful to us. For example, * by looking at these variables, we can see which of the two UARTs was * used to feed our code to the boot ROM, and use the same UART for * subsequent communication - without building multiple versions of our * loadagent or resorting to other ugliness. * * This header file defines the layout of the IRAM structure in question, * based on the disassembly of the boot ROM. */ #ifndef __ROMVARS_H #define __ROMVARS_H #include "types.h" struct boot_rom_vars { u8 baud_rate_code; u8 pad1[3]; u32 uart_timeout; u8 uart_id; u8 pll_config; u16 cs_ws_config; u8 clktcxo_13mhz; u8 rhea_cntl; u16 chksum_cmd; u16 chksum_accum; u16 pad2; u32 branch_addr; }; #endif /* include guard */