view loadtools/scripts/compal.config @ 964:a96cb97b66a2

ringtools/imy: fix duplicate definition of tdma_durations[] The bug was reported by Vadim Yanitskiy <fixeria@osmocom.org>, although the present fix is slightly different from the contributed patch: because main.c doesn't need this tdma_durations[] array at all, let's simply remove the reference to this array from main.c rather than turn it into an extern. I no longer remember my original thought flow that resulted (by mistake) in tdma_durations[] being multiply defined in main.c and durations.c. My intent might have been to define all globals in main.c and have the reference in durations.c be an extern - and I missed that extern - but without clear memory, I have no certainty. In any case, having this data array defined in the same module that fills it (durations.c) is sensible, so let's make it the new way.
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 31 Aug 2023 19:38:18 +0000
parents b0f9d38bfd9e
children
line wrap: on
line source

# This configuration is intended to be applicable to all of C11x, C12x,
# C139 and C140.  The "plain" version of compalstage selected below
# should work for all C11x/12x; it will also work on C139/140 phones
# that had the simpler boot code flashed into them, as we do with
# FreeCalypso fw on these phones.  When running loadtools with this config
# on C139/140 phones that still have the official fw in them, one will need
# to specify -h compal -c 1004 to use the inefficient ~15 KiB version of
# compalstage.

compal-stage plain

# Whether we are breaking in through compalstage (as above) or through
# tfc139, the re-enabled Calypso boot ROM is used to load our loadagent
# into IRAM.  The boot ROM will autodetect the Calypso input clock as
# 26 MHz (physical reality) when entered through compalstage, or as
# 13 MHz when entered through tfc139 - the latter results from the
# original fw setting bit 7 in the FFFF:FD02 register (VTCXO_DIV2),
# which the boot ROM does not clear.
#
# However, the following configuration will result in the ARM core
# being clocked at 52 MHz in both cases.

pll-config 4/1
rhea-cntl 0x00

# The remaining settings are carried out via loadagent commands
init-script compal.init

# Flash can be 2 MiB or 4 MiB, will be autodetected, 4 MiB mapping used
# mapped at 0x03000000 like on other targets, see updated compal.init script
flash single-4M 0x03000000

boot-reflash-hack 0x820000 0x10000

# Perform a Iota poweroff when we are done
exit-mode iota-off