FreeCalypso > hg > freecalypso-tools
view loadtools/scripts/compal.config @ 1014:961efadd530a default tip
fc-shell TCH DL handler: add support for CSD modes
TCH DL capture mechanism in FC Tourmaline firmware has been extended
to support CSD modes in addition to speech - add the necessary support
on the host tools side.
It needs to be noted that this mechanism in its present state does NOT
provide the debug utility value that was sought: as we learned only
after the code was implemented, TI's DSP has a misfeature in that the
buffer we are reading (a_dd_0[]) is zeroed out when the IDS block
is enabled, i.e., we are reading all zeros and not the real DL bits
we were after. But since the code has already been written, we are
keeping it - perhaps we can do some tests with IDS disabled.
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Tue, 26 Nov 2024 06:27:43 +0000 |
parents | b0f9d38bfd9e |
children |
line wrap: on
line source
# This configuration is intended to be applicable to all of C11x, C12x, # C139 and C140. The "plain" version of compalstage selected below # should work for all C11x/12x; it will also work on C139/140 phones # that had the simpler boot code flashed into them, as we do with # FreeCalypso fw on these phones. When running loadtools with this config # on C139/140 phones that still have the official fw in them, one will need # to specify -h compal -c 1004 to use the inefficient ~15 KiB version of # compalstage. compal-stage plain # Whether we are breaking in through compalstage (as above) or through # tfc139, the re-enabled Calypso boot ROM is used to load our loadagent # into IRAM. The boot ROM will autodetect the Calypso input clock as # 26 MHz (physical reality) when entered through compalstage, or as # 13 MHz when entered through tfc139 - the latter results from the # original fw setting bit 7 in the FFFF:FD02 register (VTCXO_DIV2), # which the boot ROM does not clear. # # However, the following configuration will result in the ARM core # being clocked at 52 MHz in both cases. pll-config 4/1 rhea-cntl 0x00 # The remaining settings are carried out via loadagent commands init-script compal.init # Flash can be 2 MiB or 4 MiB, will be autodetected, 4 MiB mapping used # mapped at 0x03000000 like on other targets, see updated compal.init script flash single-4M 0x03000000 boot-reflash-hack 0x820000 0x10000 # Perform a Iota poweroff when we are done exit-mode iota-off