view chipsetsw/layer1/dyn_dwl_include/l1_dyn_dwl_msgty.h @ 36:bb91c583738d

pdt_2092 links for C139 memory configuration
author Mychaela Falconia <falcon@ivan.Harhan.ORG>
date Wed, 04 Nov 2015 06:38:18 +0000
parents 509db1a7b7b8
children
line wrap: on
line source

/************* Revision Controle System Header *************
 *                  GSM Layer 1 software 
 * L1_DYN_DWL_MSGTY.H
 *
 *        Filename l1_dyn_dwl_msgty.h
 *  Copyright 2004 (C) Texas Instruments
 *
 ************* Revision Controle System Header *************/
#if (L1_DYN_DSP_DWNLD == 1)

typedef struct 
{
  UWORD16 patch_id;
}T_API_L1_CRC_NOT_OK;
typedef struct 
{
  UWORD16 error;
}T_API_L1_DYN_DWNLD_STOP;

#endif // L1_DYN_DSP_DWNLD == 1