diff ifctf-part-lib/geda-symbols/RS8973-1.sym @ 0:cd92449fdb51

initial import of ueda and ifctf-part-lib from ifctfvax CVS
author Space Falcon <falcon@ivan.Harhan.ORG>
date Mon, 20 Jul 2015 00:24:37 +0000
parents
children
line wrap: on
line diff
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/ifctf-part-lib/geda-symbols/RS8973-1.sym	Mon Jul 20 00:24:37 2015 +0000
@@ -0,0 +1,306 @@
+v 20040111 1
+T 3200 10600 8 10 1 1 0 6 1
+refdes=U?
+T 400 10550 9 10 1 0 0 0 1
+RS8973
+T 400 10750 5 10 0 0 0 0 1
+device=RS8973
+T 400 10950 5 10 0 0 0 0 1
+footprint=QFP100_R
+T 400 11150 5 10 0 0 0 0 1
+author=Michael Sokolov <msokolov@ivan.Harhan.ORG>
+T 400 11350 5 10 0 0 0 0 1
+documentation=
+T 400 11550 5 10 0 0 0 0 1
+description=RS8973 bitpump, MCI (1 of 5)
+T 400 11750 5 10 0 0 0 0 1
+numslots=0
+P 100 10100 400 10100 1 0 0
+{
+T 300 10150 5 8 1 1 0 6 1
+pinnumber=19
+T 300 10050 5 8 0 1 0 8 1
+pinseq=19
+T 450 10100 9 8 1 1 0 0 1
+pinlabel=MOTEL
+T 450 10100 5 8 0 1 0 2 1
+pintype=in
+}
+L 706 10224 1002 10224 3 0 0 0 -1 -1
+P 100 9700 400 9700 1 0 0
+{
+T 300 9750 5 8 1 1 0 6 1
+pinnumber=5
+T 300 9650 5 8 0 1 0 8 1
+pinseq=5
+T 450 9700 9 8 1 1 0 0 1
+pinlabel=ALE
+T 450 9700 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 9300 400 9300 1 0 0
+{
+T 300 9350 5 8 1 1 0 6 1
+pinnumber=2
+T 300 9250 5 8 0 1 0 8 1
+pinseq=2
+T 450 9300 9 8 1 1 0 0 1
+pinlabel=CS
+T 450 9300 5 8 0 1 0 2 1
+pintype=in
+}
+L 450 9424 662 9424 3 0 0 0 -1 -1
+P 100 8900 400 8900 1 0 0
+{
+T 300 8950 5 8 1 1 0 6 1
+pinnumber=3
+T 300 8850 5 8 0 1 0 8 1
+pinseq=3
+T 450 8900 9 8 1 1 0 0 1
+pinlabel=RD/DS
+T 450 8900 5 8 0 1 0 2 1
+pintype=in
+}
+L 450 9024 658 9024 3 0 0 0 -1 -1
+L 730 9024 934 9024 3 0 0 0 -1 -1
+P 100 8500 400 8500 1 0 0
+{
+T 300 8550 5 8 1 1 0 6 1
+pinnumber=4
+T 300 8450 5 8 0 1 0 8 1
+pinseq=4
+T 450 8500 9 8 1 1 0 0 1
+pinlabel=WR/R/W
+T 450 8500 5 8 0 1 0 2 1
+pintype=in
+}
+L 450 8624 702 8624 3 0 0 0 -1 -1
+L 950 8624 1098 8624 3 0 0 0 -1 -1
+P 100 7700 400 7700 1 0 0
+{
+T 300 7750 5 8 1 1 0 6 1
+pinnumber=8
+T 300 7650 5 8 0 1 0 8 1
+pinseq=8
+T 450 7700 9 8 1 1 0 0 1
+pinlabel=AD0
+T 450 7700 5 8 0 1 0 2 1
+pintype=tri
+}
+P 100 7300 400 7300 1 0 0
+{
+T 300 7350 5 8 1 1 0 6 1
+pinnumber=9
+T 300 7250 5 8 0 1 0 8 1
+pinseq=9
+T 450 7300 9 8 1 1 0 0 1
+pinlabel=AD1
+T 450 7300 5 8 0 1 0 2 1
+pintype=tri
+}
+P 100 6900 400 6900 1 0 0
+{
+T 300 6950 5 8 1 1 0 6 1
+pinnumber=10
+T 300 6850 5 8 0 1 0 8 1
+pinseq=10
+T 450 6900 9 8 1 1 0 0 1
+pinlabel=AD2
+T 450 6900 5 8 0 1 0 2 1
+pintype=tri
+}
+P 100 6500 400 6500 1 0 0
+{
+T 300 6550 5 8 1 1 0 6 1
+pinnumber=11
+T 300 6450 5 8 0 1 0 8 1
+pinseq=11
+T 450 6500 9 8 1 1 0 0 1
+pinlabel=AD3
+T 450 6500 5 8 0 1 0 2 1
+pintype=tri
+}
+P 100 6100 400 6100 1 0 0
+{
+T 300 6150 5 8 1 1 0 6 1
+pinnumber=12
+T 300 6050 5 8 0 1 0 8 1
+pinseq=12
+T 450 6100 9 8 1 1 0 0 1
+pinlabel=AD4
+T 450 6100 5 8 0 1 0 2 1
+pintype=tri
+}
+P 100 5700 400 5700 1 0 0
+{
+T 300 5750 5 8 1 1 0 6 1
+pinnumber=13
+T 300 5650 5 8 0 1 0 8 1
+pinseq=13
+T 450 5700 9 8 1 1 0 0 1
+pinlabel=AD5
+T 450 5700 5 8 0 1 0 2 1
+pintype=tri
+}
+P 100 5300 400 5300 1 0 0
+{
+T 300 5350 5 8 1 1 0 6 1
+pinnumber=14
+T 300 5250 5 8 0 1 0 8 1
+pinseq=14
+T 450 5300 9 8 1 1 0 0 1
+pinlabel=AD6
+T 450 5300 5 8 0 1 0 2 1
+pintype=tri
+}
+P 100 4900 400 4900 1 0 0
+{
+T 300 4950 5 8 1 1 0 6 1
+pinnumber=18
+T 300 4850 5 8 0 1 0 8 1
+pinseq=18
+T 450 4900 9 8 1 1 0 0 1
+pinlabel=AD7
+T 450 4900 5 8 0 1 0 2 1
+pintype=tri
+}
+P 100 4100 400 4100 1 0 0
+{
+T 300 4150 5 8 1 1 0 6 1
+pinnumber=28
+T 300 4050 5 8 0 1 0 8 1
+pinseq=28
+T 450 4100 9 8 1 1 0 0 1
+pinlabel=ADDR0
+T 450 4100 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 3700 400 3700 1 0 0
+{
+T 300 3750 5 8 1 1 0 6 1
+pinnumber=27
+T 300 3650 5 8 0 1 0 8 1
+pinseq=27
+T 450 3700 9 8 1 1 0 0 1
+pinlabel=ADDR1
+T 450 3700 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 3300 400 3300 1 0 0
+{
+T 300 3350 5 8 1 1 0 6 1
+pinnumber=26
+T 300 3250 5 8 0 1 0 8 1
+pinseq=26
+T 450 3300 9 8 1 1 0 0 1
+pinlabel=ADDR2
+T 450 3300 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 2900 400 2900 1 0 0
+{
+T 300 2950 5 8 1 1 0 6 1
+pinnumber=25
+T 300 2850 5 8 0 1 0 8 1
+pinseq=25
+T 450 2900 9 8 1 1 0 0 1
+pinlabel=ADDR3
+T 450 2900 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 2500 400 2500 1 0 0
+{
+T 300 2550 5 8 1 1 0 6 1
+pinnumber=24
+T 300 2450 5 8 0 1 0 8 1
+pinseq=24
+T 450 2500 9 8 1 1 0 0 1
+pinlabel=ADDR4
+T 450 2500 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 2100 400 2100 1 0 0
+{
+T 300 2150 5 8 1 1 0 6 1
+pinnumber=23
+T 300 2050 5 8 0 1 0 8 1
+pinseq=23
+T 450 2100 9 8 1 1 0 0 1
+pinlabel=ADDR5
+T 450 2100 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 1700 400 1700 1 0 0
+{
+T 300 1750 5 8 1 1 0 6 1
+pinnumber=22
+T 300 1650 5 8 0 1 0 8 1
+pinseq=22
+T 450 1700 9 8 1 1 0 0 1
+pinlabel=ADDR6
+T 450 1700 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 1300 400 1300 1 0 0
+{
+T 300 1350 5 8 1 1 0 6 1
+pinnumber=21
+T 300 1250 5 8 0 1 0 8 1
+pinseq=21
+T 450 1300 9 8 1 1 0 0 1
+pinlabel=ADDR7
+T 450 1300 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 500 400 500 1 0 0
+{
+T 300 550 5 8 1 1 0 6 1
+pinnumber=20
+T 300 450 5 8 0 1 0 8 1
+pinseq=20
+T 450 500 9 8 1 1 0 0 1
+pinlabel=MUXED
+T 450 500 5 8 0 1 0 2 1
+pintype=in
+}
+P 3500 10100 3200 10100 1 0 0
+{
+T 3300 10150 5 8 1 1 0 0 1
+pinnumber=7
+T 3300 10050 5 8 0 1 0 2 1
+pinseq=7
+T 3150 10100 9 8 1 1 0 6 1
+pinlabel=READY
+T 3150 10100 5 8 0 1 0 8 1
+pintype=oc
+}
+L 2610 10224 3150 10224 3 0 0 0 -1 -1
+P 3500 9700 3200 9700 1 0 0
+{
+T 3300 9750 5 8 1 1 0 0 1
+pinnumber=6
+T 3300 9650 5 8 0 1 0 2 1
+pinseq=6
+T 3150 9700 9 8 1 1 0 6 1
+pinlabel=IRQ
+T 3150 9700 5 8 0 1 0 8 1
+pintype=oc
+}
+L 2882 9824 3150 9824 3 0 0 0 -1 -1
+P 3500 8900 3200 8900 1 0 0
+{
+T 3300 8950 5 8 1 1 0 0 1
+pinnumber=34
+T 3300 8850 5 8 0 1 0 2 1
+pinseq=34
+T 3150 8900 9 8 1 1 0 6 1
+pinlabel=RST
+T 3150 8900 5 8 0 1 0 8 1
+pintype=in
+}
+L 2854 9024 3150 9024 3 0 0 0 -1 -1
+B 400 100 2800 10400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 1800 5700 9 10 1 0 0 0 1
+MCI
+T 1700 5400 9 10 1 0 0 0 1
+1 OF 5