





# *System Controller for MIPS Processors*

# **FEATURES**

**Integrated system controller with PCI interface and communication ports for high-performance embedded control applications.**

### **Supports 64-bit bus MIPS CPUs:**

- PMC-Sierra RM5260, RM5270, RM7000A and RM7000C
- $\cdot$  IDT RC5000 and RC64575
- $\cdot$  NEC Rv5000 and Rv5464
- LSI Viper

### **CPU interface features:**

- Multiplexed 64-bit address/data bus (36-bit address, 64-bit data).
- Up to 133MHz CPU bus frequency.
- 2.5V or 3.3V CPU bus interface.
- 256 byte write posting buffer that accepts up to six CPU cache line writes with zero wait-states
- 64 byte CPU read buffer that accepts up to two cache line CPU reads.
- Supports RM700A split read transactions (two outstanding reads) with out-of-order completion.
- Supports R4000 and pipeline write modes (also) available in multiple GT-64240A configuration).
- Supports R5000/R7000 CPU caches.

### **CPU address remapping to PCI.**

# MART ANTON BY THE SALE OF UNITRIE CONFIDENT AND BUT A CHAP-bit and a series that accepts to the bit and the Abit detail of A-bit data series to the and the and the and the and the and the and the particle.<br>
MARVEL CPU bu Programmable<br>
Let that accepts up to six<br>
Let that accepts up to two<br>
at accepts up to two<br>
devices.<br>
Optional externs<br>
devices.<br>
Do devices.<br>
Optional externs<br>
devices in the section of the section of the section of the s **Supports access, write, and caching protection to configurable address ranges.**

Supports up to four multiple GT-64240A devices **on the same CPU bus.**

### **Supports both Little and Big Endian modes.**

**Synchronization barrier support between the CPU and the PCI.**

### **SDRAM controller:**

- 64-bit wide (+ 8-bit ECC) SDRAM interface.
- Up to 133MHz SDRAM frequency.
- 3.3V SDRAM interface.
- Supports SDRAM and registered SDRAM.
- Four DRAM banks.
- 1MB-1GB bank address space.
- Up to 4GB DRAM address space.
- Supports 2-way & 4-way SDRAM bank interleaving.
- Supports 16/64/128/256/512 Mbit SDRAM.
- Supports up to 16 pages open.

### **Supports the Unified Memory Architecture Standard.**

- Allows for external masters access to SDRAM directly.
- Allows glueless multiple GT-64240A devices share the same SDRAM.

### **Device controller:**

- A dedicated 32-bit multiplexed address/data bus (separated from SDRAM bus).
- Up to 133MHz bus frequency.
- 3.3V device interface.
- Five chip selects.
- 1MB-512MB bank address space.
- Up to 2.5GB Device address space.
- Programmable timing for each chip select.
- Supports many types of standard memory and I/O devices.
- Optional external wait-state support.
- 8-,16-,32-bit width device support.
- Support for boot ROMs.

### **Eight channels DMA controller:**

- Chaining via linked-lists of records.
- Byte address boundary for source and destination.
- Moves data between the PCI, SDRAM, Devices, and CPU buses.
- Two 2Kbyte internal FIFOs allowing transfers to take place concurrently.
- Alignment of source and destination addresses.
- Increment or hold of source and destination addresses.
- DMAs can be initiated by the CPU, external DMAReq\* signal, or an internal timer/counter.
- Termination of DMA transfer on each channel.
- Descriptor ownership transfer to CPU.
- Supports unlimited burst DMA transfers between the SDRAM and the PCI.

### **<http://www.galileoT.com><http://www.marvell.com>**

# Copyright © 2001 Marvell **Confidential** August 29, 2001



# **FEATURES (CONTINUED)**

### **Two high-performance PCI 2.2 compliant interfaces.**

- P2P memory, I/O, and configuration transactions between the two PCI interfaces.
- Separate reset for each PCI interface.
- PCI bus speed of up to 66MHz with zero wait states.
- The two PCI interfaces can run in asynchronous clocks to each other.
- Operates either synchronous or asynchronous to CPU clock, at slower, equal, or faster clock frequency.
- 32/64-bit PCI master and target operations.
- Supports flexible byte swapping through the PCI interface.
- 3.3V PCI buffers (configurable 3.3/5V).
- Configurable PCI arbiter for up to six external masters, plus the internal master, on each PCI interface.

### **Master specific features:**

- Full duplex and flow<br> **DOM**<br> **DOMEGINERTY CONFIDENTIFIERT CONFINSTANT CONFINENCE CONFINENCE CHORONAL CHOUSE AND FINITELY CONFINERAL CONFINENCIAL<br>
UPU cycles to PCI I/<br>
<b>DOMEGINE CONFINERAL CONFINERAT CONFINERAT CONFINERAT** 512 bytes posted write buffer and 512 bytes read buffer for unlimited DMA bursts between SDRAM and the PCI.
- Host to PCI bridge translates CPU cycles to PCI I/ O or Memory cycles.
- Supports 64-bit addressing through Dual Address cycles.
- Supports configuration, interrupt acknowledge, and special cycles on the PCI bus.

### **Target specific features:**

- PCI to main memory bridge.
- The CPU of Forontiguation registers can be the CPU or FCI side.<br>
Mater and target operations.<br>
Mater and target operations.<br>
Massage signal interrupt support.<br>
Seconfigurable 3.35V).<br>
Claribiter for up to six external<br>
int • 512 bytes posted write buffer and 1Kbyte read prefetch buffer for unlimited bursts between the PCI and SDRAM.
- Up to eight delayed reads.
- Read prefetch of up to 1Kbyte.
- Supports fast back-to-back transactions.
- Supports memory and I/O transactions to internal configuration registers.
- Supports 64-bit addressing through dual address cycles.
- Synchronization barrier support between the PCI and the CPU.
- PCI address remapping to resources.
- Supports access and write protect to configurable address ranges.

### **PCI Hot-Plug and CompactPCI Hot-Swap ready compliant.**

### **Messaging Unit:**

- Efficient messaging interface between the PCI and the CPU, or between the two PCI interfaces.
- Doorbell and message interrupts between the CPU and the PCI.
- $I_2O$  support.

### **Plug and Play Support:**

- Plug and Play compatible configuration registers.
- PCI configuration registers can be accessed from the CPU or PCI side.
- Expansion ROM support.
- VPD support.
- PCI Power Management compliant.
- Message signal interrupt support.
- BIST support.

### **Three 10/100Mbps Fast Ethernet MAC controllers:**

- MII or RMII interface.
- Full duplex and flow-control support.
- Programmable perfect filtering of 8K MAC addresses (both physical and multicast).
- Priority queueing based on MAC address or 802.1q
- tag (four queues for receive, two for transmit).
- IGMP/BPDU packet trapping.

### **Two Multi-Protocol Serial Controllers (MPSCs):**

- Each channel supports HDLC, BISYNC, UART, and Transparent protocols.
- Bit rate of up to 55Mbit/s on multiple channels, simultaneously.
- Dedicated DPLL for clock recovery and data encoding/decoding.
- Supports NRZ, NRZI, FM0, FM1, Manchester, and Differential Manchester.
- Hardware support for HDLC over asynchronous channel in UART mode.

### **Ten Serial DMA channels (SDMA) supporting the MPSCs and Ethernet controllers.**

- Moves data between communications controllers and the SDRAM, Device, or PCI buses.
- Chaining via a linked list of descriptors.

### **Two baud rate generators with multiple clock sources.**

### **32 multi purpose pins (MPP) dedicated for peripheral functions and general purpose I/Os (GPP).**

- Each pin can be configured independently.
- GPP inputs can generate a maskable interrupt.

# August 29, 2001 **Confidential** Copyright © 2001 Marvell

Page 2 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A



# **FEATURES (CONTINUED)**

### **Data integrity support between the CPU, PCI, and DRAM interfaces:**

- ECC support on SDRAM interface.
- Parity support on the CPU and PCI busses.
- Propagation of parity and ECC errors between the three interfaces.
- Full error report, including error counter.
- Support corruption of ECC bank for debug.

### **Interrupt controller:**

- Maskable interrupts to CPU and PCI.
- Drive up to seven interrupt pins.

### **Eight 32-bit wide timer/counters initiated by the CPU or externally through the MPP pin.**

Networks to CPU and PCI.<br>
Interviptions.<br>
seven interviputions.<br>
wide timer/counters initiated by the<br>
mally through the MPP pin.<br>
that supports master and slave oper-<br>
initialization through i<sup>2</sup>C interface.<br>
18 micron pr **I 2C interface that supports master and slave operations.**

**DO NOTE REPRODUCE Serial ROM initialization through I2C interface.**

**Advanced 0.18 micron process.**

**665 PBGA package**



### **Document Conventions**

The following name and usage conventions are used in this document:







# **Table of Contents**

























# **List of Tables**







August 29, 2001 **Confidential** Copyright © 2001 Marvell Page 12 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A















# **List of Figures**





# **List of Figures (Continued)**





# **List of Figures (Continued)**





# **List of Figures (Continued)**





# <span id="page-19-0"></span>**1. OVERVIEW**

The GT-64240A provides a single-chip solution for designers building systems for a MIPS 64-bit bus CPU. The GT-64240A architecture supports several system implementations for different applications.

The GT-64240A has a five bus architecture:

- A 64-bit interface to the CPU bus.
- A 64-bit interface to SDRAM.
- A 32-bit interface to Devices.
- Two 64-bit PCI interfaces.

de-coupled from each other in most accesses, enabling concurrent operation de-coupled from each other in most accesses, enabling concurrent operation or concesses to memory. For example, the CPU bus can write to the on-chi The five buses are de-coupled from each other in most accesses, enabling concurrent operation of the CPU bus, PCI devices, and accesses to memory. For example, the CPU bus can write to the on-chip write buffer, a DMA engine can move data from SDRAM to its own buffers, and a PCI device can write into an on-chip FIFO, all simultaneously.

In addition, the GT-64240A integrates three 10/100Mbps ethernet ports and two MPSC controllers. Each MPSC can be programmed to process either HDLC, UART, BISYNC, or Transparent protocols.

The GT-64240A offers 10 SDMA channels to support the two MPSCs and three Fast Ethernet controllers. The SDMA channels are used to transfer data from the various serial ports to/from the SDRAM, Device, or PCI buses. The SDMA uses linked chain of descriptors and buffers to reduce CPU overhead.

# <span id="page-19-1"></span>**1.1 CPU Bus Interface**

The GT-64240A supports MIPS bus protocol. With a maximum frequency of 133MHz, the CPU can transfer in excess of 1 Gbytes/sec.

**NOTE:** The PMC-Sierra RM7000C CPU is now supported in TTL mode, only.

channels to support the two MPSCs and three I<br>ier data from the various serial ports to/from the<br>in of descriptors and buffers to reduce CPU ove<br>**RCC**<br>**RCC**<br>us protocol. With a maximum frequency of 133<br>DC CPU is now suppor The GT-64240A supports up to two pipelined transactions on the CPU bus. For example, if the CPU initiates a data read from the PCI interface and starts a code read from SDRAM, the two cycles are pipelined. The CPU interface reads from the PCI interface and from SDRAM in parallel.

By the time read data is returned from the PCI interface, read data from SDRAM is already available – since an SDRAM access is faster than a PCI access. The GT-64240A drives the data of the SDRAM read immediately after a PCI read data with zero wait states. In case of a RM7000 CPU, that supports out of order read completion, the GT-64240A drives the SDRAM read data first and then the PCI read data that arrives later.

The CPU can connect with up to four GT-64240A or any other 60x compatible slave devices. This increases the flexibility of system design significantly.

**NOTE:** The increased loading has a small effect on the system's maximum operating frequency.

The GT-64240A supports CPU address remapping to the PCI interface. It also supports access, write, and caching protection, per user specified address ranges.

The GT-64240A CPU interface supports both Little and Big Endian modes.

**NOTE:** For additional information about the CPU bus interface, see Section 4. "CPU Interface" on page 56.



# <span id="page-20-0"></span>**1.2 SDRAM Interface**

The GT-64240A SDRAM controller supports SDRAM and registered SDRAM. It supports  $16/64/128/256/512$ Mbit SDRAMs.

The GT-64240A works at frequencies up to 133MHz, and can address up to 4GBytes.

Up to four banks of SDRAM may be connected to The GT-64240A.

The controller supports two bank interleaving for 16 Mbit SDRAMs and four bank interleaving for 64/128/256/ 512 Mbit SDRAMs.

The GT-64240A also supports page mode, which minimizes SDRAM cycles on multiple transactions to the same SDRAM page, and can be configured to support up to 16 simultaneously opened pages.

The GT-64240A supports the Unified Memory Architecture (UMA) protocol that enables external masters to arbitrate for direct access to SDRAM. This feature enhances system performance and gives flexibility when designing shared memory systems.

**NOTE:** For additional information about the SDRAM interface, see Section 5. "SDRAM Controller" on page [102](#page-101-2).

# <span id="page-20-1"></span>**1.3 Device Interface**

The GT-64240A device controller supports different types of memory and I/O devices.

It has the control signals and the timing programmability to support devices such as SynBurst SRAM, Flash, EPROMs, FIFOs, and I/O controllers. Device widths of 8-, 16-, and 32-bits are supported.

OA also supports page mode, which minimizes SDRAM cycles on multiple transfered and the configured to support up to 16 simultaneously opened page (0A supports the Unified Memory Architecture (UMA) protocol that enables exp **CONTAINM**<br> **EXECUTE:**<br> **DOM**<br> **EXECUTE:**<br> **DOM**<br> **EXECUTE:**<br> **EXE** The GT-64240A has a dedicated 32-bit Device bus. It supports bursts of up to 32 bytes to a 32-bit wide device and can run SDRAM and Device transactions simultaneously, so SDRAM access performance is not affected by access to slow memory devices.

**NOTE:** For additional information about the Device interface, see Section 7. "Device Controller" on page 140.

# <span id="page-20-2"></span>**1.4 PCI Interface**

The GT-64240A interfaces directly with two 64-bit PCI busses, operating at a maximum frequency of 66MHz. Each PCI interface can act as a master initiating a PCI bus transaction or as a target responding to a PCI bus transaction.

The GT-64240A becomes the PCI bus master when the CPU, DMA, or Comm port initiates a bus cycle to a PCI device. It's internal buffers allow unlimited DMA bursts between PCI and memory. It supports all PCI commands including 64-bit addressing using DAC cycles.

The GT-64240A acts as a target when a PCI device initiates a memory access (or an I/O access in the case of internal registers or a P2P transaction). It responds to all memory read/write accesses, including DAC, and to all configuration and I/O cycles, in the case of internal registers. It's internal buffers allow unlimited burst reads and writes. It supports up to eight pending delayed reads.



The GT-64240A can also perform basic P2P transfers. Each PCI interface can directly transfer memory and I/O transactions to the other PCI interface. Also, type 1 configuration transactions can be transferred to the other PCI interface as type 1 or type 0 configuration cycle.

Each PCI interface can run at different clock speeds and there are no restrictions between the PCI and CPU clock ratios. It is possible for the PCI clock speed to be slower, equal, or faster than the CPU clock. It is also optional to synchronize the PCI clock to the CPU clock.

It is possible to program the PCI slave to retry all PCI transactions targeted to the GT-64240A, during CPU initialization.

The PCI slave performs PCI address remapping to SDRAM and Devices. It also supports configurable read prefetch, access and write protect, and byte swapping per user specified address ranges.

For the process remapping to SDRAM and Devices. It also supports configured write protect, and byte swapping per user specified address ranges.<br>
CU interface is fully PCI rev. 2.2 compliant. It contains all the required PC The GT-64240A PCI interface is fully PCI rev. 2.2 compliant. It contains all the required PCI configuration registers. All internal registers, including the PCI configuration registers, are accessible from the CPU bus or the PCI bus.

The GT-64240A configuration register set is PC Plug and Play compatible. It supports PCI spec rev. 2.2 features such as VPD, message signal interrupt, and power management.

The GT-64240A also supports PCI Hot-Plug and CompactPCI Hot-Swap ready.

The GT-64240A also includes a messaging unit to support industry standard I<sub>2</sub>O messaging. This includes:

- Two doorbell registers.
- Two message registers.
- Four messages queues located in SDRAM.

**NOTE:** For additional information about the PCI interface, see Section 8. "PCI Interface" on page 155.

# <span id="page-21-0"></span>**1.5 DMA Engines**

I Hot-Plug and CompactPCI Hot-Swap ready.<br>
ressaging unit to support industry standard I<sub>2</sub>O and<br>
cated in SDRAM.<br>
n about the PCI interface, see Section 8. "PCI Interface, see Section 8. "PCI Interface, see Section 8. "PC The GT-64240A incorporates eight high performance DMA engines. Each DMA engine has the capability to transfer data between PCI devices, SDRAM, or devices.

The DMA uses two internal 2Kbyte FIFOs for temporary DMA data storage. Two FIFOs allows two DMA channels to work concurrently since each channel utilizes a FIFO. For example, channel0 transfers data from SDRAM to PCI\_0 using one FIFO, while channel2 transfers data from PCI\_1 to device using the other FIFO.

Source and destination addresses can be non-aligned on any byte address boundary. The DMA channels are programmable by the CPU, or by PCI masters, or without CPU bus intervention via a linked list of descriptors. This linked list is loaded by the DMA controller into the channel's working set when a DMA transaction ends. The DMA supports increment/hold on source and destination addresses independently, and alignment of addresses towards source and destination. In addition, the GT-64240A provides an override capability of source/destination/descriptor address mapping to force access to PCI\_0 or PCI\_1 bus.

It is possible to initiate a DMA transfer by the software writing to a register, an external request via a DMAReq\* pin, or an internal timer/counter. Eight End of Transfer pins act as inputs to the GT-64240A and allow ending a DMA transfer on a certain channel. In cases of chained mode with the transfer completed, it is possible to transfer the descriptor to CPU ownership. The CPU can calculate the number of remaining bytes in the buffer associated with the closed descriptor.



**NOTE:** For additional information about the DMA engines, see Section 10. *"IDMA Controller*" on page 276.

# <span id="page-22-0"></span>**1.6 Data Integrity**

The GT-64240A supports full data integrity on its different interfaces.

The GT-64240A supports ECC on SDRAM. It supports detection and correction of one error, detection of two errors, and detection of three and four errors, if they are in the same nibble. It supports SDRAM read-modifywrite for partial writes. It has full error report, including ECC error counter. It also supports corruption of ECC bank for debug.

at writes. It has full entot report, including ECC entot counter. It also supports<br>
10.0 supports parity checking and generation on the PCI bus through PAR and configured SERR\* assertion for different errors. In cases of e The GT-64240A supports parity checking and generation on the PCI bus through PAR and PERR\* signals. It also supports configured SERR\* assertion for different errors. In cases of error detection, address and data are latched for debug.

The GT-64240A also supports data parity checking and generation on the CPU bus. In case of error detection, an interrupt is asserted. As with error detection on the PCI bus, address and data are latched for debug.

consider the interfaces. For example in the interfaces of the GT-64240A<br>bus.<br>
Anation about data integrity features, see Section<br> **DO POTTS**<br> **DO POTT** ECC and parity errors are optionally propagated between the interfaces. For example, in case of a PCI read from SDRAM that results in detection of uncorrectable ECC error, the GT-64240A may drive the wrong PAR value with the read data on the PCI bus.

**NOTE:** For additional information about data integrity features, see Section 6. "Address and Data Integrity" on [page 133.](#page-132-4)

# <span id="page-22-1"></span>**1.7 Communication Ports**

The GT-64240A integrates a high-performance communication unit. This unit includes two multi-protocol serial controllers (MPSCs) and three perfect filtering 10/100 Ethernet controllers, and 10 SDMA engines.

The GT-64240A can directly support many WAN interfaces including Basic Rate ISDN, frame relay, non channelized T1/E1/T3, xDSL (HDSL, ADSL, VDSL etc.), HSSI and more.

The two MPSCs integrated on the GT-64240A support UART, HDLC, BISYNC, and transparent protocols. The MPSCs are implemented in hardware. This implementation allows for superior performance versus microcoded implementations.

In HDLC mode, the MPSCs perform all framing operations, such as; bit stuffing/stripping, flag generation, and part of the data link operations (e.g. address recognition functions). The MPSCs directly support common HDLC protocols including those used by ISDN and frame relay.

There are three 10/100Mbps full duplex Ethernet ports in the GT-64240A. Each port is fully compliant with the IEEE 802.3 and 802.3u standards and integrates MAC function and a dual speed MII interface.

The Ethernet ports can be configured to MII or RMII (three Ethernet ports configuration is available only with RMII). The port's speed (10 or 100Mb/s) as well as the duplex mode (half or full duplex) is auto negotiated through the PHY and does not require user intervention.

The ports' logic also supports 802.3x flow-control mode for full-duplex and back-pressure mode for half-duplex.



The GT-64240A's Ethernet ports include Galileo Technology's advanced address filtering capability and can be programmed to accept or reject packets based on MAC addresses, thus providing hardware acceleration to complicated tasks such as bridging, routing, and firewall. Up to 8K individual MAC addresses can be filtered.

**NOTE:** For additional information about the communication ports, see Section 12. "Communication Unit" on [page 321.](#page-320-2)

> **MARY COMPANY CONFIDENTIAL DO NOTERFROOTER**



# <span id="page-24-0"></span>**2. PIN INFORMATION**

[Figure 1](#page-24-2) shows the GT-64240A interfaces.

<span id="page-24-2"></span>



[Table 1](#page-24-1) lists the conventions that apply to I/O or O type pins described in the Pin Assignment tables:

<span id="page-24-1"></span>



Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 25

# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001





### <span id="page-25-0"></span>**Table 2: Core Clock Pin Assignments**

### <span id="page-25-1"></span>**Table 3: CPU Interface Pin Assignments**













# **Table 3: CPU Interface Pin Assignments (Continued)**





<span id="page-28-0"></span>





# **Table 4: PCI Bus 0 Interface Pin Assignments (Continued)**





# **Table 4: PCI Bus 0 Interface Pin Assignments (Continued)**





# **Table 4: PCI Bus 0 Interface Pin Assignments (Continued)**

<span id="page-31-0"></span>













# **Table 5: PCI Bus 1 Interface Pin Assignments (Continued)**



### **Table 5: PCI Bus 1 Interface Pin Assignments (Continued)**



### <span id="page-34-0"></span>**Table 6: SDRAM Interface Pin Assignments**









<span id="page-35-0"></span>








### **Table 8: Ethernet Interface Pin Assignments**

**NOTE:** Use E0 and E1 ports as interfaces between the three GT-64240A Fast Ethernet controllers and the external PHYs. The exact routing of E0 and E1 pins is determined via the Serial Ports Multiplex register, see Section 19. "Pins Multiplexing" on page 480 for more information. [Table 13 on page 40](#page-39-0) summarizes the functionality of the Fast Ethernet pins. For pull-up/pull-down requirements, see Section 19.3 "Serial Port Configuration" on page 484.





### **Table 8: Ethernet Interface Pin Assignments (Continued)**

**NOTE:** Use E0 and E1 ports as interfaces between the three GT-64240A Fast Ethernet controllers and the external PHYs. The exact routing of E0 and E1 pins is determined via the Serial Ports Multiplex register, see Section 19. "Pins Multiplexing" on page 480 for more information. Table 13 on page 40 summarizes the functionality of the Fast Ethernet pins. For pull-up/pull-down requirements, see Section 19.3 "Serial Port Configuration" on page 484.



### **Table 9: Serial Interface Pin Assignments**

**NOTE:** Use E0 and E1 ports as interfaces between the three GT-64240A Fast Ethernet controllers and the external PHYs. The exact routing of E0 and E1 pins is determined via the Serial Ports Multiplex register, see Section 19. "Pins Multiplexing" on page 480 for more information. [Table 13 on page 40](#page-39-0) summarizes the functionality of the Fast Ethernet pins.



#### **Table 10: MPP Interface Pin Assignment**













Use E0 and E1 ports as interfaces between the three GT-64240A Fast Ethernet controllers and the external PHYs. The exact routing of E0 and E1 pins is determined via the Serial Ports Multiplex register, see [Section 19.](#page-479-0)  "Pins Multiplexing" on page 480 for more information.

[Table 13](#page-39-0) summarizes the functionality of the Fast Ethernet pins.





### <span id="page-39-0"></span>**Table 13: Fast Ethernet Pin Functionality**







### <span id="page-40-0"></span>**Table 14: Serial Port Functionality**

.



Use Multi Purpose Pins (MPPs) as peripherals interfaces or as general purpose I/Os. The exact routing of MPP pins is determined via the MPP Control register, see Section 19. "Pins Multiplexing" on page 480 for more information.



[Table 15](#page-41-0) summarizes the MPP pins functionality.



<span id="page-41-0"></span>







The Control of Match Dog Rylind<br>
March Dog Expired Typically causes the system to reset.<br>
Nebug Port Reserved for Galileo Technology usage.<br>
Control of Contract Confidence Contract Contract Contract Contract Contract Contr **DO NOTERFROOTER** 



# <span id="page-43-2"></span>**3. ADDRESS SPACE DECODING**

The GT-64240A has a fully programmable address map.

Three address spaces exist:

- The CPU address space.
- The PCI 0 address space.
- The PCI 1 address space.

The GT-64240A supports an advanced address decoding scheme. Every target device has its dedicated Address Map Registers. Each register can map up to 4GByte of space per device.

The IDMA and the Comm ports SDMAs use CPU address space map. However, they have an override capability that enables bypassing CPU address decoding and allows for direct transactions to the PCI bus.

**NOTE:** The GT-64240A address decoding is NOT software compatible with GT-64120/GT-64130 address decoding scheme. There is no two stage decoding process. Instead of a first level decoding of a device group followed by a second level decoding of the specific target device, the GT-64240A implements one level decoding that maps directly to the target device.

# <span id="page-43-1"></span>**3.1 CPU Address Decoding**

The CPU interface address decoding map consists of 20 address windows for the different devices, as shown in [Table 16](#page-43-0).

Each window can have a minimum of 1Mbytes of address space, and up to 4Gbyte space.



<span id="page-43-0"></span>



Each address window is defined by two registers - Low and High. The CPU address is compared with the values in the various CPU Low and High Decode registers.

Address decoding works as follows:

- 1. Bits [35:32] of the CPU address are compared against bits [15:12] in the various CPU Low Decode registers. These values must match exactly  $(35:32] = [15:12]$ .
- 2. Bits [31:20] of the CPU address are compared against bits [11:0] in the various CPU Low Decode registers. The value must be greater than or equal to the Low decode value ( $[31:20] \ge [11:0]$ ). This sets the lower boundary for the region.
- 3. Bits [31:20] of the CPU address are compared against the High Decode registers. The value must be less than or equal to this value  $([31:20] \leq High$  Decode register values). This sets the upper bound for the region.
- 4. If all of the above are true, the exact target device (e.g  $SCS[0]^*$ ) is selected

Example of the CPU address decode process is shown in Figure 2.

#### <span id="page-44-0"></span>**Figure 2: CPU Address Decode Example**

If the CPU address is between the Low and the High decode addresses, then the access is passed to the target device.



Example: Set up a CPU decode region that starts at 0xA.4000.0000 and is 1Gbytes in length (0xa.4000.0000 to 0xa.7fff.ffff):



**NOTE:** The CPU address windows are restricted to a size of  $2^n$  and the start address must be aligned to the window size. For example, if using a 16 MB window, the start address bits [23:0] must be 0.



# **3.2 PCI Address Decoding**

PCI slave interface address decoding map consists of 14 address windows for the different devices, as shown in [Table 17](#page-45-0).

<span id="page-45-0"></span>**Table 17: PCI Interface Address Decoder Mappings**

<b>PCI_0 Slave Decoder</b>	<b>Associated Target</b>	
SCS[3:0]*	SDRAM chip selects.	
CS[3:0]*, BootCS*	Devices chip selects.	
P2P Mem 0/1	Second PCI bus memory space.	
<b>P2P I/O</b>	Second PCI bus I/O space.	
Internal Mem	Memory mapped internal registers.	
Internal I/O	I/O mapped internal registers.	
	Table 18: PCI Interface 64-bit Addressing Address Decoder Mappings	
<b>PCI_0 Slave Decoder</b> DAC SCS[3:0]*	<b>Associated Target</b> SDRAM chip selects.	
DAC CS[3:0]*, DAC BootCS*	Devices chip selects.	
DAC P2P Mem 0/1	Second PCI bus memory space.	

In addition, PCI slave supports 11 more address windows for 64-bit addressing (using PCI Dual Access Cycle [DAC] transactions), as shown in Table 18.

<span id="page-45-1"></span>



**NOTE:** DAC address windows are not necessarily used for 64-bit addressing. They can be used as regular 32-bit addressing windows, allowing additional flexibility to PCI address mapping. See Section 8.5.5 "64-bit Addressing BARs" on page 162 for more details.

Each address window has two registers that defines the device address range - BAR (Base Address Register) and Size registers. Decoding starts with the PCI address being compared with the values in the various BARs. The size register sets which address bits are significant for the comparison between the active PCI address and the values in the BAR (see [Figure 3\)](#page-46-0).



### <span id="page-46-0"></span>**Figure 3: Bank Size Register Function Example (16Meg Decode)**



Bits [31:N] of the PCI address are compared against bits [31:N] in the various Base Address Registers (BARs). These values much match exactly. The value of 'N' is set by the least significant bit with a 'O' in the Bank Size Registers. For example, 'N' would be equal to 24 in the example shown in Figure 3.

The Bank Size register defines the size of the target device. It must be programed as a set of 1's (staring from LSB) followed by a set of 0's. The set of 1's defines the size. For example, if the size register is set to  $0x001$  fffff, it defines a size of 2Mbyte (number of 1's is 21,  $2^{21} = 2$ Mbyte).

As shown in Figure 3, PCI address is decoded starting with bit[12]. This means that each target device can have a minimum of 4Kbyte of address space.

## <span id="page-46-1"></span>**3.3 Disabling Address Decoders**

To disable the CPU address decoding window, set the value of the Low decoder to be higher than the High decoder.

The set of 1's defines the size. For example, if<br>umber of 1's is 21,  $2^{21} = 2$ Mbyte).<br>dress is decoded starting with bit[12]. This mea<br>eess space.<br>**dress Decoders**<br>ecoding window, set the value of the Low decoding<br>disabl PCI address decoding can be disabled through a BAR Enable register. If a BAR is disabled (it's corresponding bit in BAR Enable register is set to  $\langle 1 \rangle$ , the GT-64240A does not respond (no DEVSEL\* asserted) to a PCI transaction that it's address match the BARs address space, see Table 203 on page 197.

# <span id="page-46-2"></span>**3.4 IDMA and Communication Unit Address Decoding**

The IDMA and Communication Unit uses the address mapping of the CPU interface.

Whenever a DMA is activated, the DMA controller uses the CPU interface address mapping to determine whether the address is located in one of the SDRAM banks, Device banks, PCI\_0, PCI\_1, or CPU bus.

**NOTE:** The DMAs address decoding process is exactly the same as the CPU process. See Section 3.1 <sup>o</sup>CPU Address Decoding" on page 44 for details.

## **3.5 Address Space Decoding Errors**

When the CPU tries to access an unmapped address:



- The GT-64240A latches the address into the CPU Error Address registers, see Section 4.15.5 <sup>o</sup>CPU Error Report Registers" on page 99.
- The CPU AddrErr bit [0] in the CPU Error Cause register is set, see [Table 119 on page 100](#page-99-0).
- An interrupt is asserted (if not masked).

This feature is especially useful during software debug, when errant code can cause fetches from unsupported addresses.

With CPU read from an unmapped address, a bus error indication is driven on SysCmd[5].

A PCI access that misses all of the GT-64240A BARs results in no response at all from the GT-64240A, since the address is targeted to some other target device on the PCI bus.

- The GT-64240A latches the address into the DMA Error Address register, including failing DMA channel indication.
- The DMA AddrErr bit in the Interrupt Cause register is set, see .
- An interrupt is asserted (if not masked).

For an access to an unmapped address, the Communication Unit behavior is the same as the IDMA behavior.

**NOTE:** Address space decoders must never be programmed to overlap. Overlapping address space decoders results in unpredictable part behavior.

## **3.6 Default Memory Map**

	A LCT access that misses an OL the OT-04240A DARS results in hollesponse at an from the OT the address is targeted to some other target device on the PCI bus.	
nel indication.	When an IDMA accesses an unmapped address: The GT-64240A latches the address into the DMA Error Address register, including fail The DMA AddrErr bit in the Interrupt Cause register is set, see An interrupt is asserted (if not masked). For an access to an unmapped address, the Communication Unit behavior is the same as the IDM	
3.6	NOTE: Address space decoders must never be programmed to overlap. Overlapping address sp. results in unpredictable part behavior. <b>Default Memory Map</b>	
	Table 19 shows the default CPU memory map that is valid following RESET. Table 19: CPU Default Address Mapping	
<b>Decoder</b> SCS0*	<b>Address Range</b> 0x0 to 0x007f.ffff 8 Megabytes	
SCS1*	0x0080.0000 to 0x00ff.ffff 8 Megabytes	
SCS2*	0x0100.0000 to 0x017f.ffff 8 Megabytes	
SCS3*	0x0180.0000 to 0x01ff.ffff 8 Megabytes	
CS0*	0x1c00.0000 to 0x1c7f.ffff 8 Megabytes	
$CS1*$	0x1c80.0000 to 0x1cff.ffff 8 Megabytes	
$CS2*$	0x1d00.0000 to 0x1dff.ffff 16 Megabytes	

<span id="page-47-0"></span>**Table 19: CPU Default Address Mapping** 





### **Table 19: CPU Default Address Mapping (Continued)**

[Table 20](#page-48-0) shows the default PCI memory map that is valid following RESET.

#### <span id="page-48-0"></span>**Table 20: PCI Default Address Mapping**





### **Table 20: PCI Default Address Mapping**





[Table 21](#page-50-0) shows the default 64-bit addressing PCI memory map that is valid following RESET.

<b>Decoder</b>	<b>Address Range</b>	
DAC SCS0*	0x0 to 0x007f.ffff 8 Megabytes	
DAC SCS1*	0x0080.0000 to 0x00ff.ffff 8 Megabytes	
DAC SCS2*	0x0100.0000 to 0x017f.ffff 8 Megabytes	
DAC SCS3*	0x0180.0000 to 0x01ff.ffff 8 Megabytes	
DAC CS0*	0x1c00.0000 to 0x1c7f.ffff 8 Megabytes	
DAC CS1*	0x1c80.0000 to 0x1cff.ffff 8 Megabytes	
DAC CS2*	0x1d00.0000 to 0x1dff.ffff 16 Megabytes	
DAC CS3*	8 Megabyte	
DAC BootCS*	8 Megabytes	
DAC P2P Mem 0	0x2600.0000 to 0x27ff.ffff 32 Mbyte	
DAC P2P Mem 1	0x2800.0000 to 0x29ff.ffff 32 Mbyte	

<span id="page-50-0"></span>**Table 21: 64-bit Addressing PCI Default Address Mapping**

# **3.7 Programming Address Decoding Registers**

Since the software can't tell how long it takes for the programing to be executed within the GT-64240A, programming the address decoding registers might be problematic. Also, The software must confirm that the programing actually happened, before it attempts to access GT-64240A with an address that matches the new programed decoder.

## **3.7.1 PCI Programming of Address Decoders**

PCI accesses to the GT-64240A PCI registers (including the Base Address register) are never posted.



The PCI slave completes the transaction on the PCI bus (asserts TRDY\*) only when data is actually written to the register. This implementation guarantees that any new PCI accesses to GT-64240A only occurs after the registers are updated. There is no special software requirement.

## **3.7.2 CPU Programming of Address Decoders**

The CPU setting of the CPU interface address decoders requires special care, especially if changing the mapping of the GT-64240A internal space. If for example, the CPU changes the Internal Space Decode Address register and accesses the internal registers based on the new address, the CPU might get an address mismatch, since the register is not updated yet.

To change Internal Space Decode Address register, perform the following steps:

- ated yet.<br>
Since Decode Address register, perform the following steps:<br>
livind new value overlaps another address decoder, disable this address decoder<br>
bling Address Decoders" on page 47 for details.<br>
Internal Space Decod 1. If the required new value overlaps another address decoder, disable this address decoder. See [Section](#page-46-1)  3.3 "Disabling Address Decoders" on page 47 for details.
- 2. Read the Internal Space Decode Address register. This guarantees that all previous transaction in the CPU interface pipe are flushed.
- 3. Only after the CPU interface pipe is flushed, program the register to its new value.
- 4. Read polling of the register. If the new value is not updated, there is an address mismatch and data of 0xfffffffff is returned.

**NOTE:** The Address mismatch interrupt must be masked, in order to prevent a CPU interrupt.

For all the new value is not updated, there is an a<br>terrupt must be masked, in order to prevent a C<br>gread, the software continues to program the G<br>idress.<br>Sisible to use a wait loop of 8 SysClk cycles.<br>**Dping**<br>remapping fr 5. Once a valid data is being read, the software continues to program the GT-64240A registers, based on the new Internal Space address.

**NOTE:** Instead of step #4, it is possible to use a wait loop of 8 SysClk cycles.

## **3.8 Address Remapping**

The GT-64240A supports address remapping from CPU side and from PCI side. Address remapping enables to relocate an address range defined by address decoding registers, to a new location in the target address space.

## **3.8.1 CPU Address Remapping to PCI**

Each of the CPU to PCI address windows has a Remap Register associated with it.

An address presented on the CPU bus is decoded using the following steps:

- 1. Address bits [35:20] are checked for a hit in the CPU decoders.
- 2. Assuming there is a hit in the CPU decoders, part of bits[31:20] are remapped according to the resource size. Going from the MSB to LSB of the High Decode registers, any bit found matching to its respective bit in the LOW Decode register causes the corresponding bit in the Remap register to REPLACE the respective address bit. Upon the first mismatch, all remaining LSBs of address bits[31:20] are unchanged. Bits 19:0 are left unchanged.
- 3. The remapped address is transferred to the PCI bus.

See [Figure 4](#page-52-0) outlining this address remapping procedure.





#### <span id="page-52-0"></span>**Figure 4: CPU Address Remapping**

### **3.8.2 Writing to CPU Decode Registers**

When a LOW Decode register is written to, the least significant 12 bits are simultaneously written to the associated Remap register.

When a Remap register is written to, only its contents are affected. Following RESET, the default value of a Remap register is equal to its associated LOW Decode register bits [11:0]. Unless a specific write operation to a Remap register takes place, a 1:1 mapping is maintained.

Also, changing a LOW Decode register's contents automatically returns its associated space to a 1:1 mapping. This allows users that do not need this address remapping feature to change the CPU interface address decoding windows without dealing with the associated remap registers.

When setting RemapWrDis bit in CPU Configuration register to 1, writing to the LOW Decode register does not result in simultaneous write to the corresponding Remap registers.

## **3.8.3 PCI Address Remapping**

Each of the PCI interface address windows has a Remap Register associated with it. An address presented on the PCI AD bus is decoded with the following steps:



- 1. Address bits [31:12] are checked for a hit in the PCI Base/Size registers.
- 2. Assuming there is a hit, bits[31:12] are remapped as follows:
	- •Any address bit that is not masked by the Size register is REPLACED by the corresponding bit of the remap register.
		- ïAddress bits that are masked by the size register are left unchanged.

3. The remapped address is transferred to the target device.

An example of this is summarized in [Table 22.](#page-53-0)

<span id="page-53-0"></span>**Table 22: PCI Address Remapping Example**

PCI address	0x1d98.7654	
SCS[0]* BAR	0x1c00.0000	
SCS[0]* Size	0x03ff.ffff	
SCS[0]* Remap Register	0x3c00.0000	
Remapped PCI Address Presented to SDRAM	0x3d98.7654	
In Table 22, the Size register is programmed to $0x03$ ff. ffff. This indicates that this BAR requires MSB (bits 31:26) bits of the PCI address for their to be a hit in the BAR.		
Therefore, the PCI address 0x1dxx.xxxx is a hit in a BAR programmed to 0x1fxx.xxxx as bits [3] these addresses is 0b0001.11.		
Then according to the Remap register, these same bit locations are remapped to 6'b111111. The r address bits (i.e. [25:0]) remain unchanged. This means that the final PCI slave address is 0x3d9		
<b>Writing to PCI Decode Registers</b> 3.8.4		
When a BAR register is written to, the associated Remap register is written to, simultaneously.		
When a Remap register is written to, only its contents are affected. Following RESET, the default Remap register is equal to its associated BAR decode register. Unless a specific write operation to ister takes place, a 1:1 mapping is maintained.		
Also, changing a $BAR$ register's contents automatically returns its associated space to a 1:1 manni		

In [Table 22,](#page-53-0) the Size register is programmed to 0x03ff.ffff. This indicates that this BAR requires a hit in the six MSB (bits 31:26) bits of the PCI address for their to be a hit in the BAR.

Therefore, the PCI address 0x1dxx.xxxx is a hit in a BAR programmed to 0x1fxx.xxxx as bits [31:26] of both of these addresses is 0b0001.11.

Then according to the Remap register, these same bit locations are remapped to 6'b111111. The rest of the PCI address bits (i.e. [25:0]) remain unchanged. This means that the final PCI slave address is 0x3d987654.

## **3.8.4 Writing to PCI Decode Registers**

Deprammed to 0x03ff.ffff. This indicates that this<br>ddress for their to be a hit in the BAR.<br>
LXXXX is a hit in a BAR programmed to 0x1fxx.<br>
Ster, these same bit locations are remapped to 6<sup>1</sup><br>
changed. This means that the When a Remap register is written to, only its contents are affected. Following RESET, the default value of a Remap register is equal to its associated BAR decode register. Unless a specific write operation to a Remap register takes place, a 1:1 mapping is maintained.

Also, changing a BAR register's contents automatically returns its associated space to a 1:1 mapping. This allows users that do not need this address remapping feature to change the PCI interface address decoding windows without dealing with the associated remap registers.

In some applications, the operating system might re-program the Base Address registers after the Remap registers were already programed by the local driver. In such case, the 1:1 mapping due to the BARs re-programing is not desired.

If RemapWrDis bit in PCI Address Decode Control register is set to 1, writing to the BARs will NOT result in simultaneous write to the corresponding Remap registers.

## **3.8.5 64-bit Remap Registers**

The CPU interface PCI memory windows and PCI interface P2P memory windows have the capability of remapping to 64-bit addresses. In addition to the regular remap register, each window has a High Remap register that



sets the upper 32-bit address. This enables access to addresses beyond the 4Gbyte space on the PCI bus using DAC cycles.

If the High Remap register is set to 0x0 (default), the address driven to the PCI master interface is a 32-bit address and it generates a SAC transaction on the PCI bus.

If the High Remap register is programed to a value other than  $0x0$ , it is used as the upper 32-bit address of the PCI transaction. The PCI master generates a DAC transaction on the PCI bus.

**NOTE:** See Section 8. "PCI Interface" on page 155 for more details.

# **3.9 IDMA and Communication Unit Address Decoding Override**

In default, the IDMA and the communication units use the CPU interface address decoding as in [Section 3.4](#page-46-2)  *IIDMA and Communication Unit Address Decoding*" on page 47. However, the units can be configured to bypass the address decoding and have direct access to the PCI bus.

**MA and [C](#page-277-0)ommunication Unit Address Decoding**<br>
EDMA and the communication units use the CPU interface address decoding<br>
Communication Unit Address Decoding" on page 47. However, the units can b<br>
dress decoding and have dire It is possible to configure each of the IDMA channels to drive the source, destination, and descriptors address directly to the PCI\_0 or PCI\_1 interfaces, without going through the CPU interface address decoders. This option is also available for the communication ports.

interfaces, without going through the CPU inte<br>unication ports.<br>Section 10.3 "IDMA Address Decoding" on pa<sub>t</sub><br>ing" on page 321. For more details see, IDMA, Section 10.3 "IDMA Address Decoding" on page 278, and Communication unit, Section 12.1 "Address Decoding" on page 321.



# **4. CPU INTERFACE**

The GT-64240A supports all MIPS 64-bit bus CPUs. These include:

- PMC-Sierra RM5261A, RM7000, RM7000A, RM7000C
- IDT RC5000, RC64575
- NEC Rv5000, Rv5464
- ï Any 64-bit SysAD compatible CPU
- **NOTE:** The GT-64240A supports RM7000C Simplified External Cache mode.

The CPU interface can only work as a slave interface responding to CPU transactions.

# **4.1 CPU Address Decoding**

The CPU interface uses a one stage decoding process, as described in Section 3. "Address Space Decoding" on [page 44.](#page-43-2) This section summarizes CPU address decoding and emphasizes few details.

**NOTE:** For an exact list of CPU Address Decoding registers, seeTable 30 on page 73.

The CPU interface supports 20 address windows.

- Four for SDRAM chip selects.
- Five for device chip selects.
- Five for PCI 0 interface (4 memory + one I/O).
- Five for PCI\_1 interface (4 memory + one  $I/O$ ).
- One for the GT-64240A internal registers space.
- **NOTE:** The CPU address windows are restricted to a size of 2<sup>n</sup> and the start address must be aligned to the window size. For example, if using a  $16$  MB window, the start address bits  $[23:0]$  must be '0'.

Each window is defined by a Low and High register and can decode up to 4Gbyte space.

can only work as a slave interface responding to CPU transactions.<br> **Address Decoding**<br>
uses a one stage decoding process, as described in Section 3, "Address Space<br>
oin summarizes CPU address decoding registers, see Table Address Decoding registers, see lable 30 on pag<br>dress windows.<br>lects.<br>4 memory + one I/O).<br>4 memory + one I/O).<br>nternal registers space.<br>xs are restricted to a size of 2<sup>n</sup> and the start addr<br>using a 16 MB window, the star The CPU interface also supports address remapping to the PCI bus. This is useful when a CPU address range must be reallocated to a different location on the PCI bus. Also, it enables CPU access to a PCI agent located above the 4Gbyte space.

The CPU interface contains High PCI Remap registers that defines the upper 32-bit PCI address. If the register is set to 0, the CPU access to PCI results in a Single Address Cycle (SAC) transaction. If it is set to a value other than 0, the PCI master issues a DAC transaction with the high 32 address bits set according to the High PCI Remap register's value.

The CPU accesses the GT-64240A internal registers space when address matches the Internal Space Low register.

**NOTE:** There is no High register for Internal Space, since it has a fixed size.



# **4.2 CPU Access Protection**

The CPU interface supports configurable access protection. This includes up to eight address ranges defined to a different protection type - whether the address range is cacheable or not, whether it is writable or not, and whether it is accessible or not.

A Low and High register defines each address window. The minimum address range of each window is 1Mbyte.

An address driven by the CPU, in addition to the address decoding and remapping process, is compared against the eight Access Protection Low/High registers.

- Bits[35:32] of the address are checked to be equal to bits[23:20] of Low register.
- Its [31:20] of the address are checked to be between the lower and upper addresses defined by bits[19:0] of Low and High registers.

If an address matches one of the windows, the GT-64240A checks the transaction type against the protection bits defined in CPU Access Protection register, to determine if the access is allowed.

Three types of protection are supported:

- ï Access protection: Any CPU access to this region is forbidden.
- Write protection: Any CPU write access to this region is forbidden.
- Cacheable protection: Any CPU burst access to this region is forbidden.

35:32] of the address are checked to be equal to bits[23:20] of Low register.<br>
31:20] of the address are checked to be between the lower and upper addresse<br>
19:0] of Low and High registers.<br>
matches one of the windows, the DESCRIPTION UNITE ACCESS to this region is forbidden.<br>
Let Any CPU burst access to this region is forbidd<br>
the CPU interface completes the transaction pr<br>
transaction address is latehed in the CPU Error<br>
use register is se If there is an access violation, the CPU interface completes the transaction properly against the CPU but ignores the transaction internally. The transaction address is latched in the CPU Error Address register and the CPU AddrErr bit in the interrupt cause register is set.

# **4.3 CPU Slave Operation**

The CPU slave interface contains 256 bytes of posted write data buffer and 64 bytes of read data buffer. It can absorb up to two read or write transactions.

The write buffer accepts up to eight cache lines. CPU writes are posted. They are written into the write buffer and only then driven to the target. If the target device is busy and cannot accept the transaction, the write buffer can still accept new CPU write transactions, with zero wait states.

The read buffer accepts up to two cache lines. The CPU interface tries to drive read data to the CPU when data arrives from the target device. If the bus is occupied by another bus master, data is written first to the read buffer.

The GT-64240A supports split read transactions. The CPU interface pipelines up to eight transactions to target devices. In this case, data may be returned out of order. For example, if the first read transaction is directed to the PCI and the second is directed to SDRAM, data from SDRAM will return first.

If the CPU supports out of order completion (e.g. RM7000), data from SDRAM is driven first on the CPU bus. If the CPU doesn't support out of order completion (e.g. R5000), the data must first be placed in a read buffer and then wait for the PCI read response to complete.

The CPU transactions are issued to the target device in order. The first transaction appearing on the CPU bus is the first one to be issued towards the target device. There is no transaction bypassing. The GT-64240A architecture guarantees the execution of the CPU consecutive transactions to the same target device in the same order they appeared on the CPU bus.



# **4.4 MIPS 64-bit Multiplexed Address/Data Bus Interface**

The GT-64240A supports 64-bit MIPS CPUs multiplexed address/data bus protocol and partial read/writes from one byte up to eight bytes, as well as 32-byte block reads/writes.

## **4.4.1 Signals Description**

The CPU interface incorporates the following signals:

Table 23: CPU Interface Signals	
Signal	<b>Description</b>
SysAD[63:0]	Multiplexed address/data bus. Used as address during the issue cycle and as data during the read/write data phase.
SysCmd[8:0]	Multiplexed command/data identifier bus. Used as command during issue cycle (read/write, size information) and as data identi- fier during data phase (good/bad data, last data information).
SysADC[7:0]	SysAD parity bus: An 8-bit bus containing even parity for the SysAD bus. Valid only on the data phase.
ValidOut*	CPU indication for driving valid address/data and command/data identifier on the SysAD and SysCmd busses.
Release*	CPU indication for releasing the bus. The CPU stops driving SysAD and SysCmd bus- ses the next cycle after Release* assertion. It is floating the busses for the GT-64240A completion of a read transaction.
ValidIn*	The GT-64240A indication for driving valid read data and data identifier on SysAD and SysCmd busses.
SysRdyOut*	The GT-64240A indication that it is capable of accepting a new read or write transac- tion.
SysRdyIn[2:0]*	SysRdy* input used in a multi-GT-64240A configuration.
PRqst*	The CPU request from the GT-64240A for bus mastership so it can issue a new trans- action.
PAck*	The GT-64240A bus acknowledge to CPU. The CPU may issue a new transaction on the next cycle.
RspSwap*	The GT-64240A indication to the CPU that read data is returned out of order.
<b>TcMatch</b>	L3 cache Tag RAM hit indication. <b>NOTE:</b> Not relevant when working in Simplified External Cache mode.
TcDOE*	L3 cache data RAM output enable. Asserted by the GT-64240A on L3 read hit.
TcTCE*	L3 cache Tag RAM chip enable. Sampled by the GT-64240A to identify L3 access.

**Table 23: CPU Interface Signals** 





### **Table 23: CPU Interface Signals (Continued)**

### **4.4.2 SysAD and SysCmd Encoding**

SysCmd[8:0] is used to transfer command during the transaction address phase (SysCmd[8] = 0) and data identifier during data phase (SysCmd[8] = 1), as shown in Table 24.

4.4.Z OYSAD ANU OYSUNU LIILUUNIY	
fier during data phase (SysCmd[8] = 1), as shown in Table 24.	SysCmd[8:0] is used to transfer command during the transaction address phase (SysCmd[8] = 0) a
Table 24:	<b>Read/Write Request Command Bits Summary</b>
<b>SysCmd Bit</b>	<b>Function</b>
SysCmd[8]	$0 =$ Command $1 = Data$ identifier
SysCmd[7:5]	0x0 - Read request 0x1 - Reserved 0x2 - Write request 0x3 - Null request 0x4-0x7 - Reserved
SysCmd[4:3]	0x0,0x1 - Reserved 0x2 - Block read or write 0x3 - Partial read or write
SysCmd[2] - block read/write	0 - Cache line not retained 1 - cache line retained
SysCmd[1:0] - block read/write	0x0 - Reserved 0x1 - 8 words block size 0x2,0x3 - Reserved
SysCmd[2:0] - partial read/write	0x0 - one byte $0x1 - 2$ bytes $0x2 - 3$ bytes $0x3 - 4$ bytes $0x4 - 5$ bytes $0x5 - 6$ bytes $0x6 - 7$ bytes 0x7 - 8 bytes

<span id="page-58-0"></span>**Table 24: Read/Write Request Command Bits Summary** 





### **Table 25: Null Request Command Bits Summary**

### **Table 26: Data Identifier Bits Summary**





### **Table 27: Partial Word Byte Lane**

**NOTE:** On partial read/write transactions, the exact partial data being taken depends on address offset.





### **4.4.3 SysAD Read Protocol**

The CPU starts a read transaction with the assertion of ValidOut\*. It drives the valid address and command on the SysAD and SysCmd busses. It also asserts Release\* to indicate its release of the bus mastership to the GT-64240A for completion of the read.

Two cycles after the Release\* assertion, the GT-64240A starts driving the bus.

**NOTE:** There is a one turn-around cycle between the CPU drive and the GT-64240A drive.

As soon as read data is available, the GT-64240A asserts ValidIn\* and drives valid data on SysAD, and valid read response (mnemonic = RD) on SysCmd. On the last data, the  $GT-64240A$  drives last data identifier (mnemonic = REOD) on SysCmd.

On the clock cycle following REOD, the GT-64240A floats SysAD and SysCmd buses, returning ownership to the CPU.

**NOTE:** The CPU reads cannot be issued as long as SysRdyOut\* is deasserted (HIGH). If SysRdyOut\* is high and a CPU read is attempted, a previous transaction might be corrupted. All MIPs compliant processors follow this protocol. Only DMA engines on the SysAD bus that need to be concerned with sampling SysRdyOut\* before initiating a read.

An example of two consecutive read transactions is shown in Figure 5.



### <span id="page-61-0"></span>**Figure 5: SysAD Read Protocol**

**NOTE:** [Figure 5](#page-61-0) is a demonstration of the SysAD read protocol. This figure does not reflect the actual read latency of the GT-64240A.

### **4.4.4 Write Protocol**

The CPU starts a write transaction with the assertion of ValidOut\*. It drives a valid address and command on the SysAD and SysCmd busses. The next cycle it starts driving valid data on SysAD bus and a valid write command  $($ mnemonic = WD $)$  on the SysCmd bus. On the last data, it drives the last data identifier  $($ mnemonic = WEOD $)$  on the SysCmd bus. ValidOut\* remains asserted throughout the write transaction.

**NOTE:** The CPU writes cannot be issued as long as SysRdyOut\* is deasserted (HIGH). If SysRdyOut\* is high and a CPU write is attempted, a previous transaction might be corrupted. All MIPs compliant processors



follow this protocol. Only the DMA engines on the SysAD bus need to be concerned with sampling SysRdyOut\* before initiating a write.

An example of two consecutive back to back CPU write transactions is shown in [Figure 6](#page-62-0).

<span id="page-62-0"></span>



# **4.5 RM7000 Split Transactions Support**

The GT-64240A supports the Non-Pendant mode of the RM7000 processor.

**t Transactions Support**<br>Non-Pendant mode of the RM7000 processor.<br>pipe up to two read transactions. Since RM700<br>d transaction by gaining back bus mastership b<br>a new read request, it acknowledges the CPU b<br>tion, and releas This mode allows the CPU to pipe up to two read transactions. Since RM7000 bus is multiplexed address/data bus, the CPU issues a new read transaction by gaining back bus mastership by asserting the PReq\* signal. If the GT-64240A is able to handle a new read request, it acknowledges the CPU by asserting PAck\* signal. The CPU then issues a new read transaction, and releases the bus (asserts Release\*), enabling GT-64240A to complete both reads.

The RM7000 also supports out-of-order completion of the read transactions.

If the GT-64240A is able to complete the second read transaction before the first one, it asserts RspSwap\*. This indicates to the CPU that the data is returned out-of-order. An example of two split read transaction with out-oforder completion is shown in Figure 7.





#### <span id="page-63-0"></span>**Figure 7: R7000 Split Read Transaction Example**

**NOTE:** [Figure 7](#page-63-0) is a demonstration of the SysAD split read protocol. This figure does not reflect the actual read latency of the GT-64240A.

**DO NOTE 1.4 SET ASSEMBLE ASSEMBLE ASSEMBLE ASSEMBLE ASSEMBLE ASSEMBLE A Probables minimum CPU read latency. In the case above example, if the first read targets a slow ince data from SDRAM arrives first, it is driver estr** As explained, the pipeline support enables minimum CPU read latency. In the case of out-of-order completion, latency might be even better. In the above example, if the first read targets a slow device and the second read targets the SDRAM (which is fast), since data from SDRAM arrives first, it is driven first on the CPU bus with RspSwap\* indication.

**NOTE:** The RM7000 pipeline is restricted to read transactions. The CPU never pipelines a read into a write transaction or a write into a read transaction.

When configured to multi-GT mode, the CPU Configuration register's RdOOO bit must be set to  $'0'$ , see [Table 92 on page 88.](#page-87-0) Out-of-order is not supported in multi-GT mode.

## **4.6 Burst Support**

Block (cache line) read or write results in burst read/write transactions on the bus.

The MIPS CPU cache line is 32 bytes long. On a 64-bit wide bus, the CPU block read or write results in burst of four 64-bit words. Block write address is aligned to cache line (address bits[4:0] are 0). Block read address can



point to any of the four double-words of the cache line. Block read burst order is sub-block ordering, as shown in [Table 28](#page-64-0) (DW0 is the least significant dword, DW3 is the most).

	Start Address - SysAD[4:3]			
Data <b>Transfer</b>	00	01	10	11
1st data beat	DW <sub>0</sub>	DW <sub>1</sub>	DW <sub>2</sub>	DW3
2nd data beat	DW1	DW <sub>0</sub>	DW <sub>3</sub>	DW <sub>2</sub>
3rd data beat	DW <sub>2</sub>	DW <sub>3</sub>	DW <sub>0</sub>	DW1
4th data beat	DW3	DW2	DW1	DW0

<span id="page-64-0"></span>**Table 28: 64-bit Bus Sub-block Ordering**

# **4.7 Transactions Flow Control**

The MIPS CPUs bus protocol requires that a target accepting a write request completes the transaction with zero wait states

**NOTE:** A write transaction cannot be held in the middle.

This implies that for the GT-64240A to accept a new CPU write transaction it must have "room" in both the transactions queue and in the write data buffer.

**Dooratelling CONFIDENT CONFIDEN** requires that a target accepting a write request a<br>annot be held in the middle.<br>54240A to accept a new CPU write transaction i<br>write data buffer.<br>ecture guarantees that when there is "room" in t<br>lata buffers. Since the tra The GT-64240A micro architecture guarantees that when there is "room" in the transaction queue there is also ìroomî in the read and write data buffers. Since the transaction queue is shared for reads and writes, and since only the transaction queue affects the  $GT-64240A$ 's ability to accept a new transaction, there is a single SysRdy-Out\* signal driven by the GT-64240A rather than separate RdRdy\* and WrRdy\*. The GT-64240A SysRdyOut\* output must be connected to both RdRdy\* and WrRdy\* inputs of the CPU.

The GT-64240A supports two write modes:

- The R4000 compatible mode.
- Pipeline mode.

**NOTE:** For more details, see the CPU User's Manual.

The CPU issues a new write request if its WrRdy\* input samples low two cycles before the issue cycle. The GT-64240A CPU interface deasserts SysRdyOut\* according to the write mode it is programed to use and according to the available room in its transaction queue.

The CPU issues a new read request if its RdRdy\* input samples low two cycles before the issue cycle. The GT-64240A deasserts SysRdyOut\* according to the available room in its transaction queue.

The write protocol does not allow data flow control - the write data rate is fixed. The MIPS CPUs support different write rates (in order to interface slow target devices). The GT-64240A supports only DDDD write pattern (64-bit data every clock cycle).



 $GT-64240A$  controls read data flow using the ValidIn\* signal. If the CPU accesses a slow device, the  $GT-$ 64240A keeps ValidIn\* deasserted until read data arrives from the target device. In case of burst read from a slow device, the GT-64240A can deassert ValidIn<sup>\*</sup> to create wait states between data beats.

# **4.8 MIPS CPU Cache Support**

The GT-64240A supports third level (second level) cache placed on the SysAD bus.

**NOTE:** MIPS L3 cache implementation consists of an external Tag and data RAMs placed on the SysAD bus. The external RAMs control signaling is shared between the CPU and the GT-64240A. See the PMC-Sierra application note for more details.

The GT-64240A samples the TcMatch signal. In case of a CPU access that hits the L3 cache line (Tag RAM asserts TcMatch signal), the GT-64240A ignores the transaction. This enables the CPU to complete the transaction against L3 cache.

**NOTE:** Due to PMC-Sierra RM7000 errata, the RdOOO bit in the CPU Configuration register, see [Table 92 on](#page-87-0)  page  $88$ , must be set to<sup> $0$ </sup> when using L3 cache.

The GT-64240A also samples TcTCE\* signal driven by the CPU and drives TcDOE\*. It also drives TcWord[1:0] in case of block read miss.

cate imperimentation consists of an external rag and data *NANS* phaced of the CPU and the GT-64240A, the null RAMS control signaling is shared between the CPU and the GT-64240A, the nullear phonon of the metal of the cont CE\* signal driven by the CPU and drives TcDO<br>saction with TcTCE\* asserted (indicating L3 re<br>le (indicating L3 hit), the GT-64240A ignores t<br>.3 data RAM drive read data on the SysAD bus<br>L3 cache controller.<br>easserted two ey If a CPU initiates a block read transaction with TcTCE\* asserted (indicating L3 read request), and TcMatch is asserted two cycles after issue cycle (indicating L3 hit), the GT-64240A ignores the transaction but keeps TcDOE\* asserted. This enables a L3 data RAM drive read data on the SysAD bus. In this case, the TcDOE[1:0] word index is driven by the R7000 L3 cache controller.

In case of a cache miss (TcMatch deasserted two cycles after block read issue cycle), the GT-64240A responds to the transaction. It also deasserts TcDOE\* preventing L3 data RAM from driving the bus, and drives TcWord[1:0] for the L3 data RAM to load the data the GT-64240A returns to the CPU. An example of L3 read miss is shown in [Figure 8](#page-66-0).

<span id="page-66-0"></span>

**Figure 8: R7000 L3 Read Miss Example** 

**NOTE:** [Figure 8](#page-66-0) is a demonstration of the L3 read miss protocol. This figure does not reflect the actual read latency of the GT-64240A.

**Fig. 11 X 12 X 13 B**<br> **DO**<br> **REPRODUCE**<br> **REPRODUCE** The GT-64240A supports PMC-Sierra RM7000C SimpleCache mode. In this mode, there is no longer a need for special Tag RAM. The external L3 RAM contains both the tags and the data and the tag compare is performed by the processor and the  $GT-64240A$ 

**NOTE:** For further information about the RM7000C Simplified External Cache mode, see the RM7000C spec.

If the CPU Configuration register's SimpleCache bit  $[24]$  is set to '1' (see [Table 92 on page 88\)](#page-87-0), the GT-64240A performs tag compare internally. The TcMatch signal is no longer used.

**NOTE:** The GT-64240A supports Simplified External Cache mode, only when interfacing fast write L3 SRAM. It does not support late write SRAM (see RM7000C specification for more information).

The RM7000C does not support non-pedant reads (split reads) in Simplified External Cache mode (see RM7000C specification for more information)

## **4.9 Multi-GT Support**

Up to four GT-64240A devices can be connected to the SysAD bus without the need for any glue logic. This capability enables the CPU to interface with multiple PCI busses and adds significant flexibility for system design.

Multiple GT-64240A is enabled through the reset configuration. See Section 24.1 *"Pins Sample Configuration"* [on page 522](#page-521-0).

A Division of Marvell'



**NOTE:** A Multi-GT-64240A configuration can also be used for the CPU to interface GT-64240A device(s) and other slaves on the SysAD bus, as long as these slaves follow the SysAD bus rules.

### **4.9.1 Hardware Connections**

In multi-GT-64240A configuration, ValidIn\*, PAck\*, and TcDOE\* signals function are sustained tri-state outputs requiring 4.7 KOhm pull-up resistors.

All ValidIn<sup>\*</sup> outputs from the GT-64240A devices must be tied together to drive the CPU ValidIn $*$  input.

All PAck\* outputs from the GT-64240A devices must be tied together to drive the CPU PAck\* input.

All TcDOE\* outputs from the GT-64240A devices must be tied together to drive L3 TcDOE\* input.

ValidIn\* and TcDOE\* are only driven by the target GT-64240A. After last the ValidIn\* cycle, the GT-64240A drives it HIGH for another cycle and then tri-states it. This also applies to PAck\* and TcDOE\*.

**NOTE:** In multi-GT mode, RspSwap\* is NC.

Hom the GT-64240A devices must be tied together to drive the CT CTACk 1<br>
Its from the GT-64240A devices must be tied together to drive the CT CTACk 1<br>
IDE\* are only driven by the target GT-64240A. After last the ValidIn\* Lot a SysRdyOut\* of the boot GT-64240A device<br>to SysRdyOut\* of the boot device. They are interestingly and the CPU.<br>ByOut\* signal to the CPU.<br>IyOut\* signal deasserts earlier than in non mult<br>pling stage this signal passes There is a new input signal related to the multi-GT-64240A configuration - SysRdyIn $[2:0]$ \*. This signal functions differently in the boot GT-64240A device than the other GT-64240A devices. The CPU RdRdy\* and WrRdy\* inputs are connected only to SysRdyOut\* of the boot  $GT-64240A$  device. SysRdyOut\* of the other  $GT-$ 64240A devices are connected to SysRdyIn[2:0] of the boot device. They are internally ORed together in the boot device to generate a combined SysRdyOut\* signal to the CPU.

**NOTE:** In multi-GT mode, SysRdyOut\* signal deasserts earlier than in non multi-GT-64240A configurations. To compensate on the sampling stage this signal passes in the boot GT-64240A device.

SysRdyIn[0]\* of all the GT-64240A devices, except for the boot device, are connected to the boot device Sys-RdyOut\* (which is also the CPU RdRdy\* and WrRdy\*) and are used as a qualifier to the CPU issue cycle.

An example of hardware connection of two GT-64240A devices is shown in Figure 9.





#### <span id="page-68-0"></span>Figure 9: Multi-GT-64240A Hardware Connections to the MIPS CPU Bus

In case of a bad CPU read address, that misses all address windows, no device will respond and the system might hang. By setting the NoMatchCntEn bit in the CPU Configuration Register to '1', the boot GT-64240A responds after a timeout period defined in NoMatchCnt field and completes the transaction, see [Table 92 on page 88](#page-87-0).

**NOTES:** In a multi-GT-64240A configuration, the GT-64240A cannot detect an address mismatch of write transactions. Also, it does not support read address mismatches if the R7000 split reads are enabled and the L3 cache is present.

In a multi-GT-64240A configuration, the NoMatch counter is applicable only to the boot GT device (the one with Multi-GT ID of '11). If the boot ROM is connected to a slave device other than  $GT 64240A$ , the system might hang in case of address mismatch. To avoid a system hang, the non-GT $-$ 64240A slave device must have some address mismatch protection mechanism.

### **4.9.2 Multi-GT Mode Enabled**

In multi-GT mode, each GT-64240A device has a two bit ID. This ID distinguishes between the devices. Each device responds to a transaction address that matches it's ID, as shown in [Table 29](#page-68-1).



<span id="page-68-1"></span>





### **Table 29: Multi-GT ID Encoding (Continued)**

If the GT-64240A is configured to multi-GT mode during reset, the MultiGTDec bit in the CPU Configuration register is SET, indicating that the CPU Interface address decoding is reduced to:

- 1. If SysAD[26:25] == ID AND it's a WRITE, the access is directed to the internal space of the CPU Interface registers with bits[11:0] defining the specific register offset.
- 2. If SysAD[26:25] == ID AND it's a READ AND SysAD[27] == 0, the access is directed to the internal space of the CPU Interface registers with bits[11:0] defining the specific register offset.
- 3. If SysAD[26:25] == ID AND it's a READ AND SysAD[27] == 1, the access is directed to BootCS\*.
- **NOTE:** Since  $0x0.1FC0.0000$  implies  $SysAD[26:25] == 3$ , the GT-64240A holding the boot device must be strapped to  $ID = 3$ .
	- 4. When the MultiGTDec bit is CLEARED, the CPU Interface resumes normal address decoding.

### **4.9.3 Initializing a Multi-GT-64240A System**

The following procedure is recommended to initialize a system with two GT-64240As attached to the same CPU.

- **NOTE:** For this example, the two GT-64240As are called GT-1 and GT-2, GT-1 ID is '11' (boot GT-64240A) and GT-2 ID is  $'00'$ .
- Is compared to mini-ary mode during reset, the Watherlor and reset of the mini-<br>
Identity that the CPU Interface address decoding is reduced to:<br>
[26:25] == ID AND it's a WRITE, the access is directed to the internal space **EXECUTE:** The CPU Interface resumes not<br> **DOM:** CDEARED, the CPU Interface resumes nor<br> **DOM:** CDEARED, the CPU Interface resumes nor<br> **DOM:** CDEARED is a system with two GT-642<br>
DOM:<br>
DOM:<br>
OCT-64240As are called GT-1 an 1. Access GT-1's BootROM and reconfigure GT-2's CPU Interface Address Space registers. After reset, the processor executes from the BootROM on GT-1 because the address on SysAD is 0x0.1FCx.xxxx where  $SysAD[27:25] = '111'$  and it's a read cycle. Registers on GT-1 are accessible via address SysAD[26:25]=11, [11:0]=offset]. Registers on GT-2 are accessible via address {SysAD[26:25]=00, [11:0]=offset].
	- 2. Access GT-1's BootROM and reconfigure GT-1's CPU Interface address space registers. Also, reconfigure the Internal Space Address Decode register so that later, once the multi-GT mode is disabled, it is possible to differ between internal accesses to GT-1 or GT-2.
	- 3. Lower GT-2 BootCS\* high decode register BELOW 0x0.1FCx.xxxx (i.e. 0x0.1FBx.xxxx). This causes GT-2 to ignore accesses to  $0x0.1FCx.xxxx$  once taken out of multi-GT mode. Also, each GT-64240A address mapping must be unique. There must not be any address decoding range in one device that overlaps any part of the other device address mapping.
	- 4. Clear GT-2 MultiGTDec bit.
	- 5. Clear GT-1 MultiGTDec bit.

Now both GT–64240As resume NORMAL operation with USUAL address decoding.

**NOTE:** In the presence of multiple GT-64240A devices, each devices' CPU Configuration register must be programed to the same value.



# **4.10 Parity Support**

The GT-64240A supports even data parity driven on the SysADC bus.

It samples data parity on write transactions and drives parity on reads. It also propagates bad parity between the CPU bus and the other interfaces (SDRAM, PCI). In case of bad parity detection, it also asserts an interrupt.

For full description of parity support, see Section 6. "Address and Data Integrity" on page 133.

### **NOTE:**

**NOTE:** When running MPX bus mode, the internal arbiter must be used.

# **4.11 CPU Endian Support**

The CPU bus endianess is determined via the CPU Configuration register's Endianess bit, see Table 92 on [page 88.](#page-87-0) The GT-64240A provides the capability to swap the byte order of data that enables endianess conversion between the CPU interface and some other interfaces.

The endianess convention of the local memory attached to the GT-64240A (SDRAM, devices) is assumed to be the same one as the CPU. This means data transfered to/from the local memory is NEVER swapped.

The internal registers of the GT-64240A are always programmed in Little Endian. On a CPU access to the internal registers, if the CPU bus is configured to Big Endian because the CPU Configuration register's Endianess bit is set to  $\dot{0}$ , data is swapped.

Data swapping on a CPU access to the PCI is controlled via PCISwap bits of each PCI Low Address register. This configurable setting allows a CPU access to PCI agents using a different endianess convention.

In running MPX bus mode, the internal arbiter must be used.<br> **U Endian Support**<br>
sendiances is determined via the CPU Configuration register's Endiances bit, stri-64240A provides the capability to swap the byte order of da the local memory attached to the GT-64240A (S<br>
s means data transfered to/from the local memor<br>
FI-64240A are always programmed in Little En<br>
s configured to Big Endian because the CPU Co<br>
sess to the PCI is controlled via For software compatibility with the GT-64120/130 devices, the GT-64240A maintains MByteSwap and MWord-Swap bits in the PCI Command register, see Table 233 on page 206. If the PCI Command register's MSwapEn bit is set to '1', the GT-64240A PCI master performs data swapping according to PCISwap bits setting. If set to ë0í (default), it works according to MByteSwap and MWordSwap bits setting, as in the GT-64120/130 devices.

See Section 8.13 "Data Endianess" on page 170 for more information on data swapping.

# **4.12 CPU Synchronization Barrier**

The GT-64240A supports a sync barrier mechanism. This mechanism is a hardware hook to help software synchronize between the CPU and PCI activities. The GT-64240A supports sync barrier in both directions - CPU to PCI and PCI to CPU.

[Figure 10](#page-71-0) shows an example of a CPU sync barrier application.



<span id="page-71-0"></span>**Figure 10: CPU Sync Barrier Example**



PUI Bus<br>sends a packet through the PCI bus to the SDR<br>et waiting in SDRAM to handle by asserting CF<br>CI slave write buffer rather than SDRAM, the C<br>sure the packet is flushed to SDRAM.<br>reads and configuration reads as "sync In the example, an ethernet switch sends a packet through the PCI bus to the SDRAM. The ethernet switch then notifies the CPU that it has a packet waiting in SDRAM to handle by asserting CPU interrupt. Since the packet might still reside in GT-64240A PCI slave write buffer rather than SDRAM, the CPU interrupt handler must perform a sync barrier action to make sure the packet is flushed to SDRAM.

The CPU interface treats PCI I/O reads and configuration reads as "synchronization barrier" cycles. These reads receive a response once no posted data remains within the PCI slave write buffer.

**NOTE:** To disable these sync barrier, set ConfSBDis and IOSBDis bits in CPU Configuration register to 1.

The GT-64240A provides the CPU with a simpler way to perform synchronization with the PCI bus. The CPU issues a read request to the PCI Sync Barrier Virtual register. Once no posted data remains within the addressed PCI interface, the dummy read is complete.

**NOTE:** Data from this read must be discarded.

As an option, use the CPU sync barrier to invalidate the PCI slave read buffers. If SBInv bit in PCI Slave Control register is set to 1 (default), the slave read buffers are invalidated with each CPU sync barrier.

# **4.13 Clocks Synchronization**

The CPU interface can be driven from the core clock (TClk) or by a separate clock input, not synchronized to TClk. This CPU clocking scheme is determined via reset configuration, see Section 24. "Reset Configuration" on [page 522.](#page-521-1) If driven by the core clock (TClk), the SysClk input pin is not used. If driven by a separate clock input, SysClk frequency must not exceed the TClk frequency.

The CPU interface includes synchronization logic that synchronizes between the SysClk and TClk clock domains. When running the CPU interface with TClk, these synchronizers are bypassed, eliminating the latency penalty of the synchronizers.


# **4.14 Programing the CPU Configuration Register**

The CPU setting of the CPU Configuration register requires special care, since it affects the GT-64240A behavior on consecutive CPU accesses.

To change the register, the following steps are recommended:

- 1. Read the CPU Configuration register. This guarantees that all previous transactions in the CPU interface pipe are flushed.
- 2. Only after the CPU interface pipe is flushed, program the register to its new value.
- 3. Read polling of the register until the new data is being read.
- **NOTE:** CPU Configuration register wakes up with split transactions disabled.It is recommended to change this default in order gain the maximum CPU interface performance.

DO NOTE! Setting the CPU Configuration register must be done once. For example, if the CPU interface is configured to support Out of Order read completion, changing the register to not support OOO read completion is fatal.

# **4.15 CPU Interface Registers**

	NOTE: CPU Configuration register wakes up with split transactions disabled. It is recommended to cha
	Setting the CPU Configuration register must be done once. For example, if the CPU interface is configu support Out of Order read completion, changing the register to not support OOO read completion is fata
<b>Offset</b>	Page
0x008	page 76
0x010	page 77
0x208	page 77
0x210	page 77
0x018	page 77
0x020	page 77
0x218	page 77
0x220	page 78
0x028	page 78
0x030	page 78
0x228	page 78
0x230	page 78
0x248	page 78
0x250	page 79
0x038	page 79
0x040	page 79
	Read polling of the register until the new data is being read. default in order gain the maximum CPU interface performance. <b>Alice</b> Table 30: CPU Address Decode Register Map

**Table 30: CPU Address Decode Register Map** 

# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 73





# **Table 30: CPU Address Decode Register Map (Continued)**



# **Table 30: CPU Address Decode Register Map (Continued)**

# **Table 31: CPU Control Register Map**



# **Table 32: CPU Sync Barrier Register Map**



### **Table 33: CPU Access Protection Register Map**







# **Table 33: CPU Access Protection Register Map (Continued)**

# **Table 34: CPU Error Report Register Map**



# **4.15.1 CPU Address Decode Registers**

# <span id="page-75-0"></span>**Table 35: SCS[0]\* Low Decode Address, Offset: 0x008**





### <span id="page-76-0"></span>**Table 36: SCS[0]\* High Decode Address, Offset: 0x010**



#### <span id="page-76-1"></span>**Table 37: SCS[1]\* Low Decode Address, Offset: 0x208**



# <span id="page-76-2"></span>**Table 38: SCS[1]\* High Decode Address, Offset: 0x210**



# <span id="page-76-3"></span>**Table 39: SCS[2]\* Low Decode Address, Offset: 0x018**



# <span id="page-76-4"></span>**Table 40: SCS[2]\* High Decode Address, Offset: 0x020**



### <span id="page-76-5"></span>**Table 41: SCS[3]\* Low Decode Address, Offset: 0x218**





### <span id="page-77-0"></span>**Table 42: SCS[3]\* High Decode Address, Offset: 0x220**



### <span id="page-77-1"></span>**Table 43: CS[0]\* Low Decode Address, Offset: 0x028**



### <span id="page-77-2"></span>**Table 44: CS[0]\* High Decode Address, Offset: 0x030**



# <span id="page-77-3"></span>**Table 45: CS[1]\* Low Decode Address, Offset: 0x228**



# <span id="page-77-4"></span>**Table 46: CS[1]\* High Decode Address, Offset: 0x230**



### <span id="page-77-5"></span>**Table 47: CS[2]\* Low Decode Address, Offset: 0x248**



Page 78 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A



#### <span id="page-78-0"></span>**Table 48: CS[2]\* High Decode Address, Offset: 0x250**



#### <span id="page-78-1"></span>**Table 49: CS[3]\* Low Decode Address, Offset: 0x038**



# <span id="page-78-2"></span>**Table 50: CS[3]\* High Decode Address, Offset: 0x040**



#### <span id="page-78-3"></span>**Table 51: BootCS\* Low Decode Address, Offset: 0x238**



#### <span id="page-78-4"></span>**Table 52: BootCS\* High Decode Address, Offset: 0x240**



### <span id="page-78-5"></span>**Table 53: PCI\_0 I/O Low Decode Address, Offset: 0x048**







### **Table 53: PCI\_0 I/O Low Decode Address, Offset: 0x048**

# <span id="page-79-0"></span>**Table 54: PCI\_0 I/O High Decode Address, Offset: 0x050**



# <span id="page-79-1"></span>**Table 55: PCI\_0 Memory 0 Low Decode Address, Offset: 0x058**



1. Relevant only when configured to 64-bit PCI bus





### <span id="page-80-0"></span>**Table 56: PCI\_0 Memory 0 High Decode Address, Offset: 0x060**

### <span id="page-80-1"></span>**Table 57: PCI\_0 Memory 1 Low Decode Address, Offset: 0x080**



### <span id="page-80-2"></span>**Table 58: PCI\_0 Memory 1 High Decode Address, Offset: 0x088**



# <span id="page-80-3"></span>**Table 59: PCI\_0 Memory 2 Low Decode Address, Offset: 0x258**



#### <span id="page-80-4"></span>**Table 60: PCI\_0 Memory 2 High Decode Address, Offset: 0x260**







### <span id="page-81-0"></span>**Table 61: PCI\_0 Memory 3 Low Decode Address, Offset: 0x280**

# <span id="page-81-1"></span>**Table 62: PCI\_0 Memory 3 High Decode Address, Offset: 0x288**



# <span id="page-81-2"></span>**Table 63: PCI\_1 I/O Low Decode Address, Offset: 0x090**



# <span id="page-81-3"></span>**Table 64: PCI\_1 I/O High Decode Address, Offset: 0x098**



### <span id="page-81-4"></span>**Table 65: PCI\_1 Memory 0 Low Decode Address, Offset: 0x0a0**







#### **Table 65: PCI\_1 Memory 0 Low Decode Address, Offset: 0x0a0 (Continued)**

### <span id="page-82-0"></span>**Table 66: PCI\_1 Memory 0 High Decode Address, Offset: 0x0a8**



### <span id="page-82-1"></span>**Table 67: PCI\_1 Memory 1 Low Decode Address, Offset: 0x0b0**



# <span id="page-82-2"></span>**Table 68: PCI\_1 Memory 1 High Decode Address, Offset: 0x0b8**



#### <span id="page-82-3"></span>**Table 69: PCI\_1 Memory 2 Low Decode Address, Offset: 0x2a0**







# <span id="page-83-0"></span>**Table 70: PCI\_1 Memory 2 High Decode Address, Offset: 0x2a8**

# <span id="page-83-1"></span>**Table 71: PCI\_1 Memory 3 Low Decode Address, Offset: 0x2b0**



# <span id="page-83-2"></span>**Table 72: PCI\_1 Memory 3 High Decode Address, Offset: 0x2b8**



# <span id="page-83-3"></span>**Table 73: Internal Space Decode, Offset: 0x068**







#### <span id="page-84-0"></span>**Table 74: PCI\_0 I/O Address Remap, Offset: 0x0f0**

**MARY COMPANY CONFIDENTIAL DO NOTERFROOTER** 



<span id="page-85-0"></span>



### <span id="page-85-1"></span>**Table 76: PCI\_0 Memory 0 Address Remap (High), Offset: 0x320**



# <span id="page-85-2"></span>**Table 77: PCI\_0 Memory 1 Address Remap (Low), Offset: 0x100**



### <span id="page-85-3"></span>**Table 78: PCI\_0 Memory 1 Address Remap (High), Offset: 0x328**



#### <span id="page-85-4"></span>**Table 79: PCI\_0 Memory 2 Address Remap (Low), Offset: 0x2f8**



### <span id="page-85-5"></span>**Table 80: PCI\_0 Memory 2 Address Remap (High), Offset: 0x330**





#### <span id="page-86-0"></span>**Table 81: PCI\_0 Memory 3 Address Remap (Low), Offset: 0x300**



#### <span id="page-86-1"></span>**Table 82: PCI\_0 Memory 3 Address Remap (High), Offset: 0x338**



# <span id="page-86-2"></span>**Table 83: PCI\_1 I/O Address Remap, Offset: 0x108**



### <span id="page-86-3"></span>**Table 84: PCI\_1 Memory 0 Address Remap (Low), Offset: 0x110**



#### <span id="page-86-4"></span>**Table 85: PCI\_1 Memory 0 Address Remap (High), Offset: 0x340**



### <span id="page-86-5"></span>**Table 86: PCI\_1 Memory 1 Address Remap (Low), Offset: 0x118**





<span id="page-87-0"></span>



# <span id="page-87-1"></span>**Table 88: PCI\_1 Memory 2 Address Remap (Low), Offset: 0x310**



# <span id="page-87-2"></span>**Table 89: PCI\_1 Memory 2 Address Remap (High), Offset: 0x350**



# <span id="page-87-3"></span>**Table 90: PCI\_1 Memory 3 Address Remap (Low), Offset: 0x318**



#### <span id="page-87-4"></span>**Table 91: PCI\_1 Memory 3 Address Remap (High), Offset: 0x358**



# **4.15.2 CPU Control Registers**

# <span id="page-87-5"></span>**Table 92: CPU Configuration, Offset: 0x000**













# **Table 92: CPU Configuration, Offset: 0x000 (Continued)**





#### <span id="page-90-0"></span>**Table 93: CPU Mode, Offset: 0x120**





# <span id="page-91-0"></span>**Table 94: CPU Read Response Crossbar Control (Low), Offset: 0x170**

<span id="page-91-1"></span>





# **4.15.3 CPU Sync Barrier Registers**

### <span id="page-92-0"></span>**Table 96: PCI\_0 Sync Barrier Virtual Register, Offset: 0x0c0**



### <span id="page-92-1"></span>**Table 97: PCI\_1 Sync Barrier Virtual Register, Offset: 0x0c8**



# **4.15.4 CPU Access Protect Registers**

# <span id="page-92-2"></span>**Table 98: CPU Protect Address 0 (Low), Offset: 0x180**







# <span id="page-93-0"></span>**Table 99: CPU Protect Address 0 (High), Offset: 0x188**

# <span id="page-93-1"></span>**Table 100: CPU Protect Address 1 (Low), Offset: 0x190**



# <span id="page-93-2"></span>**Table 101: CPU Protect Address 1 (High), Offset: 0x198**



# <span id="page-93-3"></span>**Table 102: CPU Protect Address 2 (Low), Offset: 0x1a0**





# **Table 102: CPU Protect Address 2 (Low), Offset: 0x1a0 (Continued)**



### <span id="page-94-0"></span>**Table 103: CPU Protect Address 2 (High), Offset: 0x1a8**



# <span id="page-94-1"></span>**Table 104: CPU Protect Address 3 (Low), Offset: 0x1b0**





# <span id="page-95-0"></span>**Table 105: CPU Protect Address 3 (High), Offset: 0x1b8**



# <span id="page-95-1"></span>**Table 106: CPU Protect Address 4 (Low), Offset: 0x1c0**



# <span id="page-95-2"></span>**Table 107: CPU Protect Address 4 (High), Offset: 0x1c8**



# <span id="page-95-3"></span>**Table 108: CPU Protect Address 5 (Low), Offset: 0x1d0**





# **Table 108: CPU Protect Address 5 (Low), Offset: 0x1d0 (Continued)**



### <span id="page-96-0"></span>**Table 109: CPU Protect Address 5 (High), Offset: 0x1d8**



# <span id="page-96-1"></span>**Table 110: CPU Protect Address 6 (Low), Offset: 0x1e0**





# <span id="page-97-0"></span>**Table 111: CPU Protect Address 6 (High), Offset: 0x1e8**



# <span id="page-97-1"></span>**Table 112: CPU Protect Address 7 (Low), Offset: 0x1f0**



# <span id="page-97-2"></span>**Table 113: CPU Protect Address 7 (High), Offset: 0x1f8**





# **4.15.5 CPU Error Report Registers**

<span id="page-98-0"></span>



1. In case of multiple errors, only the first one is latched. New error report latching is enabled only after the CPU Error Address (Low) register is being read.

# <span id="page-98-1"></span>**Table 115: CPU Error Address (High), Offset: 0x0781**



1. Once data is latched, no new data can be registered (due to additional error condition), until CPU Error Low Address is being read (which implies, it should be the last being read by the interrupt handler).

#### <span id="page-98-2"></span>**Table 116: CPU Error Data (Low), Offset: 0x128**





# <span id="page-99-0"></span>**Table 117: CPU Error Data (High), Offset: 0x130**



# <span id="page-99-1"></span>**Table 118: CPU Error Parity, Offset: 0x138**



# <span id="page-99-2"></span>**Table 119: CPU Error Cause, Offset: 0x1401**





1. Bits[7:0] are clear only. A cause bit is set upon an error condition occurrence. Write a '0' value to clear the bit. Writing a 1 value has no affect.

<b>Bits</b>	<b>Field Name</b>	<b>Function</b>	<b>Initial Value</b>
$\Omega$	AddrErr	If set to '1', enables AddrOut interrupt.	0x0
	Reserved	Read only.	0x0
2	<b>TTErr</b>	If set to '1', enables TTErr interrupt.	0x0
3	AccErr	If set to '1', enables AccErr interrupt.	0x0
4	WrErr	If set to '1', enables WrErr interrupt.	0x0
5	CacheErr	If set to '1', enables CacheErr interrupt.	0x0
6	WrDataPErr	If set to '1', enables WrDataPErr interrupt.	0x0
31:	Reserved	Reserved.	0x0

<span id="page-100-0"></span>**Table 120: CPU Error Mask, Offset: 0x148** 

**MARY CONFIDENTIAL CONFIDENTIAL ACCET IF IS A CONFIDENTIAL ACCET IF IS A CONFIDENTIAL CACHEER IF IS A CONFIDENTIAL CACHEER IS A CONFIDENTIAL CACHEER IS A CONFIDENTIAL CACHEER IS A CONFIDENTIAL CACHEER IS A CONFIDENTIAL CAC** Reserved.<br>**DO NOTE REPRODUCE** 



# **5. SDRAM CONTROLLER**

The SDRAM controller supports up to four banks of SDRAMs (four SDRAM chip selects). It has a 15-bit address bus (DAdr[12:0] and BankSel[1:0]) and a 64-bit data bus (SData[63:0]).

The SDRAM controller supports 16, 64, 128, 256 or 512Mbit SDRAMs. Up to 1 Gbytes can be addressed by each SCS for a total SDRAM address space of 4 Gbytes by the GT-64240A.

**NOTE:** Whenever this datasheet refers to 64-bit SDRAM, it means 64-bits of data plus eight additional bits for ECC.

The memory controller will only MASTER read and write transactions to SDRAM initiated by the CPU, IDMA, one of communication ports SDMAs, or the PCI. The SDRAM bus may be shared with other masters through the UMA bus arbitration protocol.

The SDRAM controller supports unbuffered and registered SDRAM DIMMS. It runs at up to 133MHz, which results in bandwidth of up 1Gbyte/sec. This upper limit bandwidth number is easily achieved by taking advantage of the DRAM controller bank interleave feature.

The win only *WASTER* tead and write transactions to SDKAM imated by the transition ports SDMAs, or the PCI. The SDRAM bus may be shared with other mas on protocol.<br>
Fig. The SDRAM pumple of SDRAM DIMMS. It runs at up to 1 It is also possible to configure the DRAM controller to keep pages open. This eliminates the need to close a page (precharge cycle) and re-open it (activate cycle) in case of consecutive accesses to the same page. This is typically useful when the CPU fetches the code from DRAM to its internal cache, or in case of long DMA bursts to/ from DRAM.

# **5.1 SDRAM Controller Implementation**

The SDRAM controller contains two 512bytes write buffers and two 512 bytes read buffers. It can absorb up to four read transactions plus four write transactions.

Extrait e year, in case of consecutive decesses to<br>the code from DRAM to its internal cache, or if<br>the code from DRAM to its internal cache, or if<br>wo 512bytes write buffers and two 512 bytes re-<br>ite transactions.<br>it is pus Once a DRAM access is requested, it is pushed into a transaction queue. The SDRAM controller drives the transaction to DRAM as soon as it receives the address. It drives part of the address bits on DAdr[12:0] and Bank-Sel[1:0] during the activate cycle (RAS\*) and the remaining bits during the command cycle (CAS\*).

In case of a write transaction, write data is placed in the write buffer. The SDRAM controller pops the data from the write buffer and drives it on the DRAM data bus right after the command (CAS\*) cycle.

The DRAM write buffer allows the originating unit to complete a write transaction, even if the DRAM controller is currently busy in serving a previous transaction. The maximum input bandwidth to the DRAM controller is 2 Gbyte/sec. This bandwidth peak is attainable during simultaneous accesses to DRAM from multiple interfaces (CPU, PCI, DMAs). In such cases, the write buffers are utilized.

In case of a read transaction, after command cycle (RAS<sup>\*</sup>), the SDRAM controller samples read data driven by the DRAM (sample window depends on CL parameter), pushes the data into the read buffer, and drives it back to the originating unit.

In case the read buffer is empty, the DRAM controller bypasses the read buffer and drives read data directly to the originating unit, in order to gain minimum read latency. However, if there is some data in the read buffer from a previous transaction, data is written first to the buffer. This typically happens when an originating unit issues multiple read transactions (split transactions).

For example, if the CPU interface issues a read from the PCI, and latter issues another read from DRAM, by the time the DRAM controller is able to return read data, the CPU interface unit might not be able to absorb the data



The CPU interface is busy in receiving read data from the PCI. In this case, read data from DRAM is placed in the read buffer and only pushed to the CPU interface unit later, when it is ready to receive the data.

The two read buffers are also used for decoupling reads to different resources. Via the SDRAM Configuration register, each requesting interface (CPU, PCI, IDMA, and Comm ports) can be assigned to use one of the two buffers. For example, if the CPU read latency is important and shouldn't be delayed due to some PCI read data waiting in the buffer head, assigning one buffer for the CPU interface and the other buffer to the other interfaces guarantees the minimum CPU read latency.

# **5.2 DRAM Type**

It is possible to configure the GT-64240A DRAM controller to interface SDRAM or registered SDRAM, according to the setting of DType bits in the SDRAM Configuration register, see [Table 127 on page 124.](#page-123-0)

**NOTE:** All DRAM banks must be of the same type.

The following figures show typical read transactions.

**NOTE:** DRAM timing parameters (Trcd and CL) in these examples are the same (See Section 5.4 "SDRAM Timing Parameters" on page 106 Timing Parameters for more details).

[Figure 11](#page-102-0) shows a SDRAM burst read of 4. It consists of activate cycle (RAS\*); followed by command cycle (CAS\*); followed by precharge.



#### <span id="page-102-0"></span>**Figure 11: SDRAM Read Example**

[Figure 12](#page-103-0) shows a registered SDRAM read. In registered SDRAM, all address and control signals (DAdr[12:0], BankSel[1:0], RAS\*, CAS\*, DWr\*, CS\* and DQM\*) are registered externally. This means the signals arrive to the SDRAM device one cycle after they are driven by the DRAM controller. It also means that read data arrives back to the DRAM controller one cycle later (in comparison to non-registered SDRAM configuration).

In case of a write transaction, the DRAM controller drives the data one cycle later.





#### <span id="page-103-0"></span>**Figure 12: Registered SDRAM Read Example**

**NOTE:** Implement registered SDRAM by using registered DIMMs or on board registers.

# **5.3 SDRAM Density**

128, 256 and 512Mbit SDRAM devices. Each St SDRAM devices. The DRAM density is confirently in the usage of DAdr<sup>[12:0]</sup> and BankSel<sup>[1:0]</sup><br>The RAMs, DAdr<sup>[10:0]</sup> and BankSel<sup>[0]</sup> must be codevice. The GT-64240A supports 16, 64, 128, 256 and 512Mbit SDRAM devices. Each SDRAM physical bank (SCS[3:0]) can be built of different SDRAM devices. The DRAM density is configured via DRAM Bank Parameter registers.

The different DRAM devices differ in the usage of DAdr[12:0] and BankSel[1:0] lines, as described in the following sections.

# **5.3.1 16MBit SDRAM**

When interfacing with 16Mbit SDRAMs, DAdr[10:0] and BankSel[0] must be connected to address bits 10-0 and the Bank Select of the DRAM device.

**NOTE:** DAdr[12:11] and BankSel[1] are NOT used when interfacing 16 Mbit SDRAMs.

Therefore, during a SRAS cycle, a valid row address is placed on the DAdr[10:0] and BankSel[0] lines. During the SCAS cycle, a valid column address is placed on DAdr[9:0] (10-bit). DAdr[10] is used as the auto-precharge select bit and is always written "0" during SCAS cycles (no auto precharge). BankSel[0] is held constant from the SRAS cycle.

With 16MBit SDRAMs, the GT-64240A supports a maximum of 4M addresses, 12 address bits for SRAS and 10 address bits for SCAS.

# **5.3.2 64Mbit SDRAM**

When interfacing with 64MBit SDRAMs, DAdr[11:0] and BankSel[1:0] must be connected to address bits 11-0 and the Bank Select of the DRAM device.

**NOTE:** DAdr[12] is NOT used when interfacing 64Mbit SDRAMs.

August 29, 2001 **Confidential** Copyright © 2001 Marvell Page 104 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A



Therefore, during a SRAS cycle, a valid row address is placed on the DAdr[11:0] and BankSel lines. During the SCAS cycle, a valid column address is placed on DAdr[9:0] (10-bit). DAdr[10] is used as the auto-precharge select bit and is always written "0" during SCAS cycles (no auto precharge). BankSel is held constant from the SRAS cycle.

With 64MBit SDRAMs, the GT-64240A supports a maximum of 16M addresses, 14 address bits for SRAS and 10 address bits for SCAS.

# **5.3.3 128Mbit SDRAM**

When interfacing 128MBit SDRAMs, DAdr[11:0] and BankSel[1:0] must be connected to address bits 11-0 and the Bank Select of the actual SDRAM.

**NOTE:** DAdr[12] is NOT used when interfacing 128Mbit SDRAMs.

cing 128MBit SDRAMs, DAdr[11:0] and BankSel[1:0] must be connected to a<br>
tet of the actual SDRAM.<br>
Ir[12] is NOT used when interfacing 128Mbit SDRAMs.<br>
Iring a SRAS cycle, a valid row address is placed on the DAdr[1J:0] an Therefore, during a SRAS cycle, a valid row address is placed on the DAdr[11:0] and BankSel lines. During the SCAS cycle, a valid column address is placed on DAdr[11,9:0] (11-bit). DAdr[10] is used as the auto-precharge select bit and is always written "0" during SCAS cycles (no auto precharge). BankSel is held constant from the SRAS cycle.

With 128MBit SDRAMs, the GT-64240A supports a maximum of 32M addresses, 14 address bits for SRAS and 11 address bits for SCAS.

# **5.3.4 256Mbit SDRAMs**

When interfacing 256MBit SDRAMs, DAdr[12:0] and BankSel[1:0] must be connected to address bits 12-0 and the Bank Select of the actual SDRAM.

GT-64240A supports a maximum of 32M address<br> **AMS**<br>
DRAMs, DAdr[12:0] and BankSel[1:0] must be<br>
SDRAM.<br>
Ele, a valid row address is placed on the DAdr[1<br>
ddress is placed on DAdr[11,9:0] (11-bit). DAd<br>
"0" during SCAS cycl Therefore, during a SRAS cycle, a valid row address is placed on the DAdr[12:0] and BankSel lines. During the SCAS cycle, a valid column address is placed on DAdr[11,9:0] (11-bit). DAdr[10] is used as the auto-precharge select bit and is always written "0" during SCAS cycles (no auto precharge). BankSel is held constant from the SRAS cycle.

With 256MBit SDRAMs, the GT-64240A supports a maximum of 64M addresses, 15 address bits for SRAS and 11 address bits for SCAS.

# **5.3.5 512Mbit SDRAMs**

When interfacing 512MBit SDRAMs, DAdr[12:0] and BankSel[1:0] must be connected to address bits 12-0 and the Bank Select of the actual SDRAM.

Therefore, during a SRAS cycle, a valid row address is placed on the DAdr[12:0] and BankSel lines. During the SCAS cycle, a valid column address is placed on DAdr[12:11,9:0] (11-bit). DAdr[10] is used as the auto-precharge select bit and is always written "0" during SCAS cycles (no auto precharge). BankSel is held constant from the SRAS cycle.

With 512MBit SDRAMs, the GT-64240A supports a maximum of 128M addresses, 15 address bits for SRAS and 12 address bits for SCAS.



# <span id="page-105-0"></span>**5.4 SDRAM Timing Parameters**

The SDRAM controller supports a range of SDRAM timing parameters. These parameters can be configured through the SDRAM Timing Parameters register, see [Table 130 on page 126](#page-125-0).

**NOTE:** If using different SDRAM devices in each DRAM bank, the SDRAM Timing Parameters register must be programed based on the slowest DRAM device being used.

# **5.4.1 SCAS\* Latency (CL)**

SCAS\* Latency is the number of TClk cycles from the assertion of SCAS\* to the sampling of the first read data (see [Figure 13\)](#page-106-0). It is possible to program this parameter for two or three TClks cycles. Selecting this parameter depends on TClk frequency and the speed grade of the SDRAM.

**NOTE:** In case of changing SCAS\* latency, follow the procedure outlined in Section 5.11.4 "Setting SDRAM Mode Register (MRS command)" on page 117 to update the SDRAM's Mode Register.

# **5.4.2 SRAS\* Precharge (Trp)**

The SRAS precharge time specifies the number of TClk cycles following a precharge cycle that a new SRAS\* transaction may occur (see Figure 13). It is possible to program this parameter for two or three TClks cycles.

# **5.4.3 SRAS\* to SCAS\* (Trcd)**

SRAS\* to SCAS\* specifies the number of TClk cycles that the DRAM controller inserts between the assertion of SRAS\* with a valid row address to the assertion of SCAS\* with a valid column address (see [Figure 13](#page-106-0)). It is possible to program this parameter for two or three TClks cycles.

# **5.4.4 Row Active Time (Tras)**

the number of TClk cycles from the assertion of SCAS\* to the sampling of the<br>is possible to program this parameter for two or three TClks cycles. Selecting<br>requency and the speed grade of the SDRAM.<br>Echanging CCAS\* laterox **Example 5** State number of TClk cycles following a prechast and the program this parameter for<br> **(Trcd)**<br>
TO NOTE: THE SUPER THE SU Specifies the minimum number of TClk cycles between SRAS\* of activate cycle to SRAS\* of precharge cycle. The minimum number of cycles guaranteed by design (regardless of this parameter setting) is five TClk cycles when Trcd is set to two TClk cycles, or six when Trcd is set to three TClk cycles. This behavior meets the required Tras of PC100 AC spec. However, when running a faster frequency, Tras might need to be set to six or seven to meet the DIMM AC spec.



#### <span id="page-106-0"></span>**Figure 13: SDRAM Timing Parameters**

# **5.5 SDRAM Burst**

An SDRAM device can be configured to different burst lengths and burst ordering.

The GT-64240A DRAM controller always configures the DRAM to a burst length of four and linear burst order. It drives the DRAM address and control signals at the appropriate time windows to support the different bursts size and ordering required by the different units.

Access to DRAM does not mean that a full multiple of DRAM bursts is required. When a shorter burst is required, the DRAM controller terminates the burst by driving an early precharge cycle and deasserting SDQM signals. An example is shown in Figure 14.





### <span id="page-107-0"></span>**Figure 14: Burst Write Termination Example**

The CPU access to DRAM is single data (one byte up to eight bytes), or full cache line (32-bytes). Other interfaces may burst longer transfers to DRAM. In case of a burst access to DRAM that crosses the burst length alignment, the DRAM controller drives a new SCAS\* cycle with new column address.

le data (one byte up to eight bytes), or full cach<br>DRAM. In case of a burst access to DRAM tha<br>a new SCAS\* cycle with new column address.<br>sub-block read ordering, the SCAS\* assertion of<br>Dx0 or 0x10, the sub-block and linea For a CPU block read, which uses sub-block read ordering, the SCAS\* assertion depends on the read start address. If the read starts at offset 0x0 or 0x10, the sub-block and linear wrap around bursts order are the same. There is no special treatment required from the DRAM controller. If it starts at offset 0x8 or 0x18, a new column address (SCAS\* assertion) is required for every data of the burst.

# **5.6 SDRAM Interleaving**

The GT-64240A supports both physical banks (SCS[3:0]\*) interleaving and virtual banks (BankSel[1:0]) interleaving. It supports two virtual bank interleaving with 16Mbit SDRAM and four virtual bank interleaving with 64, 128, 256 or 512Mbit SDRAMs.

Interleaving provides higher system performance by hiding a new transaction's activate and command cycles during a previous transaction's data cycles. This reduces the number of wait states before data can be read from or written to SDRAM, which increases bandwidth.

An example of interleaving between two reads to different virtual banks is shown in [Figure 15](#page-108-0).


#### **Figure 15: Virtual DRAM Banks Interleaving Example**

Since the two accesses are targeted to different virtual banks (BankSel[1:0]), interleaving is enabled. Activate and command cycles of the second transaction are issued while the first transaction is receiving read data.

**NOTE:** A precharge is required to each bank at the end of the burst, unless the page is kept open, see [Section 5.7](#page-111-0)  "SDRAM Open Pages" on page 112.

#### **5.6.1 Bank Interleaving Implementation**

Interleaving occurs when there are multiple pending accesses to different SDRAM banks.

It occurs in the GT-64240A when a DRAM access requests from different units (PCI, CPU, IDMA, Comm Ports) or during multiple transactions from the same unit. Since most of the GT-64240A units support split transactions, they issue a new transaction before a previous transaction completes.

cond transaction are issued while the first trans<br>
ed to each bank at the end of the burst, unless th<br>
es<sup>2</sup> on page 112.<br> **Ving Implementation**<br>
e are multiple pending accesses to different SD<br>
then a DRAM access requests The DRAM devices have two or four virtual banks. The GT-64240A DRAM controller supports two bank interleaving for 16Mbit devices and four bank interleaving for 64, 128, 256, and 512Mbit devices. In case of a two way interleave, it performs transaction interleaving when the two transactions require different BankSel[0] values. If programed to four way interleave, it executes interleaving if the two transactions require different Bank-Sel[1:0] values.

When the two transactions are targeted to different physical banks (different SCS<sup>\*</sup>), the DRAM controller also performs interleaving. In some applications, this type of interleaving is unwanted. The user can disable interleaving between physical banks via SDRAM Configuration register, see [Table 127 on page 124.](#page-123-0)

### <span id="page-108-0"></span>**5.6.2 SDRAM Address Control**

The Address Control Register is a four bit register that determines how address bits driven by the CPU, PCI, or DMA to the SDRAM controller are translated to row and column address bits on DAdr[12:0] and BankSel[1:0]. This flexibility allows the designer to choose the address decode setting which gives the software a better chance of virtual banks interleaving, thus enhancing overall system performance.

If, for example, the CPU, PCI  $\overline{0}$ , PCI 1, and IDMA access the same physical bank (SCS\*), and each of them is using a different 16Mbyte slice of the DRAM in a configuration in which address bits[25:24] are mapped to BankSel[1:0], bank interleaving always takes place between accesses to DRAM from the different units.



The row and column address translation is different for 16Mbit, 64/128Mbit, or 256/512Mbit SDRAMs, as shown in [Table 121](#page-109-0) through [Table 123.](#page-110-0)

<b>Address Control</b>	BankSel[0]	<b>Initiator Address</b> <b>Bits used for Row</b> <b>Address DAdr[10:0]</b>	<b>Initiator Address</b> <b>Bits used for</b> <b>Column Address</b> DAdr[10:0]		
00001	5	$22 - 12$	"0", 24-23, 11-6, 4-3		
00012	6	$22 - 12$	"0", 24-23, 11-7, 5-3		
1000	$\overline{7}$	$22 - 12$	$"0", 24-23, 11-8, 6-3$		
0010	11	$22 - 12$	"0", 24-23, 10-3		
1001	12	22-13, 11	"0", 24-23, 10-3		
0011	13	22-14, 12-11	"0", 24-23, 10-3		
0100	21	22, 20-11	"0", 24-23, 10-3		
0101	22	$21 - 11$	"0", 24-23, 10-3		
$0110^3$	23	$22 - 12$	$"0", 24, 11-3$		
0111 <sup>4</sup>	24	$22 - 12$	"0", 23, 11-3		
1. Only for SDRAM maximum burst of 4. 2. Only for SDRAM maximum burst of 4 or 8.					
3. Only for x4 or x8 devices.					
4. Only for x4 devices.					

<span id="page-109-0"></span>**Table 121: Address Control for 16Mbit SDRAM**

#### **Table 122: Address Control for 64/128Mbit SDRAM**



August 29, 2001 **Confidential** Contential Copyright © 2001 Marvell

Page 110 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A





#### **Table 122: Address Control for 64/128Mbit SDRAM (Continued)**

1. Only for SDRAM maximum burst of 4.

2. Only for SDRAM maximum burst of 4 or 8.

3. Only for x4 or x8 or 8Mx16 devices.

4. Only for x4 or 16Mx8 devices.

5. Only for 32Mx4 devices.

#### <span id="page-110-0"></span>**Table 123: Address Control for 256/512Mbit SDRAM**









1. Only for SDRAM maximum burst of 4.

2. Only for SDRAM maximum burst of 4 or 8.

3. Only for x4 or x8 or x16 or 16Mx32 devices.

4. Only for x4 or x8 or 32Mx16 devices.

5. Only for x4 or 64Mx8 devices.

6. Only for 128Mx4 devices.

### <span id="page-111-0"></span>**5.7 SDRAM Open Pages**

Executions.<br>
Prices.<br>
Prices.<br> **DO NOTIFY REPRODUCE**<br>
Prices.<br>
Prices.<br> **DO NOTIFY REPRODUCE**<br>
Prices.<br>
P It is possible to configure the GT-64240A DRAM controller to keep DRAM pages open. It supports up to 16 pages - one per each virtual bank.

When a page is kept open at the end of a burst (no precharge cycle) and if the next cycle to the same virtual bank hits the same page (same row address), there is no need for a new activate cycle. An example is shown in [Figure](#page-112-0)  [16](#page-112-0).



#### <span id="page-112-0"></span>**Figure 16: Sequential Accesses to the Same Page**

Via the DRAM Bank Parameters registers, each of the 16 virtual banks can be configured separately to keep the page open at the end of a burst transaction, for fast consecutive accesses to the same page, or close the page, for faster accesses that follow to a different row of the same bank.

If a virtual bank is configured to keep pages open, a bank row is kept open until one of the following events happen:

- It transaction, for fast consecutive accesses to the adifferent row of the same bank.<br>
to keep pages open, a bank row is kept open ur<br>
the same bank but to a different row address. In<br>
page, and opens a new one, the new ro • An access occurs to the same bank but to a different row address. In this case, the DRAM controller precharges, to close the page, and opens a new one, the new row address.
- The access is smaller than the DRAM burst length. The DRAM controller needs to terminate the burst in the middle using early precharge.
- The Refresh counter expires. The DRAM controller closes all open pages and performs a refresh to all banks.

### **5.8 Read Modify Write**

The GT-64240A supports Error Checking and Correction (ECC).

ECC is enabled via DRAM Timing Parameters register. ECC checking and generation requires a 72-bit wide DRAM to store the ECC information, 64 bits for data and eight bits for ECC. In order to generate the ECC on partial writes (less than 64 bits), Read Modify Write (RMW) access is required to do the following:

- 1. Read the existing 64-bit data from DRAM.
- 2. Merge the new incoming data with the 64-bit read data. Calculate new ECC byte based on the data that is to be written.
- 3. Write the new data and new ECC byte back to the DRAM bank. On this write, all SDQM lines are deasserted (LOW). This means that the byte enabled for the ECC byte can be connected to ANY of the SDQM[7:0] outputs.

In case of burst write to DRAM, the GT-64240A executes a RMW access only for the required data. A typical example is shown in [Figure 17.](#page-113-0) The DRAM controller performs a burst write of four, with RMW only to last data (which is not a full 64-bit data).





#### <span id="page-113-0"></span>**Figure 17: SDRAM RMW Example**

For more details on DRAM ECC support, see Section 6. "Address and Data Integrity" on page 133.

### **5.9 SDRAM Refresh**

The GT-64240A implements standard SCAS before SRAS refreshing.

**DO NOT REPRODUCE** The refresh rate for all banks is determined according to the 14-bit RefIntCnt value in SDRAM Configuration register. For example, the default value of RefIntCnt is 0x200. If the TClk cycle is 133MHz, a refresh sequence occurs every 5.12us. Every time the refresh counter reaches its terminal count, a refresh request is sent to the SDRAM Controller to be executed.

Non-staggered or staggered refresh for all banks is determined according to StagRef bit in SDRAM Configuration register. In non-staggered refresh, SCS[3:0]\*, SRAS\*, and SCAS\* simultaneously assert refreshing all banks at the same time as shown in Figure 18.



### **Trc**  Addr Refresh Activate 0xF  $\parallel$  0x0  $\parallel$  0xF 0xF TClk $\frac{1}{2}$ DAdr[12:0] BankSel[1:0] SRAS\* SCAS\* DWr\* SCS[3:0]\*

#### <span id="page-114-0"></span>**Figure 18: Non-Staggered Refresh Waveform**

If the SDRAM Controller is programmed to perform staggered refresh (the default setting), SCS[0]\* goes LOW for one TClk cycle, followed by SCS[1]\* on the next TClk cycle, and so on. After the last SCS[3]\* has asserted LOW for one cycle, SCAS\* and SRAS\* goes HIGH again.

Staggered Refresh is useful for load balancing, see Figure 19.

<span id="page-114-1"></span>



**NOTE:** The DRAM controller will not issue a new access to DRAM (new activate cycle) for the number of Trc cycles as specified by SDRAM AC spec.



### **5.10 SDRAM Initialization**

The DRAM controller executes the SDRAM initialization sequence as soon as the GT-64240A goes out of reset.

The initialization sequence consists of the following steps:

- 1. SRAS\* and DWr\* are asserted with DAdr[10] HIGH and  $SCS[3:0] = 0000$ . This indicates a Precharge to all of the SDRAM Banks.
- 2. SRAS\* and SCAS\* are asserted with SCS[3:0] = 0000. This indicates an auto refresh (CBR) to all SDRAM Banks. This occurs twice in a row.
- 3. SRAS\*, SCAS\*, and DWr\* are asserted 4 times in a row, once with SCS[3:0] = 1110, once with  $SCS[3:0] = 1101$ , once with  $SCS[3:0] = 1011$ , and once with  $SCS[3:0] = 0111$ . This command programs each of the SDRAM Mode registers by individually activating each of the four chip selects (SCS[3:0]).

SCAS\*, and DWr\* are asserted 4 tmes in a row, once with SCS[3:0] = 1110, o<br>
= 1101, once with SCS[3:0] = 1011, and once with SCS[3:0] = 0111. This com-<br>
in ESCI[3:0] = 1011, and once with SCS[3:0] = 011. This com-<br>
iler pe The DRAM controller performs an MRS cycle based on the default DRAM parameters ( $CL = 3$ , burst length = 4,burst order = linear). The software can change CL to  $2$  if the DRAM device is capable of this CAS latency. See [5.11](#page-115-0) for more information.

**NOTES:**The DRAM controller postpones any attempt to access SDRAM before the initialization sequence completes.

Example 1 is enabled, the DRAM controller postpon<br>
Final ROM initialization completes.<br>
Note the DRAM and control signals to the DRAM spec (100<br>
10 of idle cycles before DF<br> **DOM MODE Register**<br>
Sister is used to execute c If the serial ROM initialization is enabled, the DRAM controller postpones the above DRAM initialization sequence until the serial ROM initialization completes.

The DRAM controller drives the DRAM address and control signals to their inactive value during reset assertion, as required by the DRAM spec (100us of idle cycles before DRAM initialization).

## <span id="page-115-0"></span>**5.11 SDRAM Operation Mode Register**

The SDRAM Operation Mode register is used to execute commands other than standard memory reads and writes to the SDRAM. These operations include:

- Normal SDRAM Mode
- NOP Commands
- Precharge All Banks
- Writing to the SDRAM Mode Register
- Force a Refresh Cycle

The register contains three command type bits plus an activate bit. In order to execute one of the above commands on the SDRAM, the following procedure must occur:

- 1. Write to the SDRAM Operation Mode register the required command.
- 2. Read the SDRAM Operation Mode register. This read guarantees that the following step is executed after the register value is updated.
- 3. Dummy word (32-bit) writes to an SDRAM bank. This eventually causes that the required cycle is driven to the selected DRAM bank.
- 4. Polling on SDRAM Operation Mode register until activate bit is sampled '1'. A '1' indicates that the MRS cycle is done.



- 5. Write a value of 0x0 to the SDRAM Operation Mode Register. This value returns the register to Normal SDRAM Mode.
- 6. Read the SDRAM Operation Mode register. This read guarantees the execution of the following access to the DRAM, after the register value is updated.

**NOTE:** The above sequence is different than the sequence required in the GT-64120/130 devices.

#### **5.11.1 Normal SDRAM Mode**

Write 0x0 to the SDRAM Operation Mode register to enable normal reading and writing to the SDRAM.

### **5.11.2 NOP Commands**

Use the NOP command to perform a NOP to an SDRAM selected by the SDRAM Chip Select register (SCS[3:0]\*). This prevents unwanted commands from being registered during idle or wait states.

### **5.11.3 Precharge All Banks**

Use the Precharge All Banks command to close open rows in all four (two) virtual banks.

When a bank has been precharged, it is in the idle state and must be activated prior to any read or write commands being issued to that bank.

### **5.11.4 Setting SDRAM Mode Register (MRS command)**

Each SDRAM has its own Mode register.

Use the Mode register to define the DRAM burst length, burst order, and SCAS latency.

**OP Commands**<br>
command to perform a NOP to an SDRAM selected by the SDRAM Chip Sel<br>
This prevents unwanted commands from being registered during idle or wait s<br> **recharge All Banks**<br> **exerced Example 10** close open rows in command to close open rows in all four (two) v<br>rged, it is in the idle state and must be activated<br>nk.<br>**M Mode Register (MRS command**<br>ode register.<br>ne the DRAM burst length, burst order, and SC<sub>4</sub><br>cation sequence, the DRAM As part of the DRAM initialization sequence, the DRAM controller generates an MRS cycle to each of the four DRAM banks right after reset. The software can then change CAS latency using the procedure specified in [5.11](#page-115-0). Since the DRAM controller restricts CAS latency to be the same for all four banks (SCS[3:0]\*), it must perform an MRS cycle to all banks. An MRS cycle means a dummy write to each DRAM bank.

**NOTES:**When using DRAM DIMMs, the DRAM parameters are recorded in the DIMM Serial Presence Detect (SPD) serial ROM. The CPU reads the SPD via the GT-64240A I<sup>2</sup>C interface and programs the DRAM parameters accordingly.

The software code that performs the sequence of changing the DRAM mode register must not be located in the DRAM. It can be located anywhere else (boot ROM, CPU cache).

#### **5.11.5 Force Refresh**

On the particular bank that is accessed, use the Force Refresh Command to execute a refresh cycle.



### **5.12 Heavy Load Interface**

When interfacing heavy load, unbuffered DIMMs (above 50 pF), the  $GT-64240A$  might not meet the DRAM control lines AC spec at 133MHz. The DRAM controller includes a mechanism to stretch these signals over two clock cycles, thus guaranteeing proper AC timing. However, when using this method, there is a penalty of latency cycles per each transaction.

An example is shown in [Figure 20](#page-117-0).



#### <span id="page-117-0"></span>**Figure 20: Heavy Load Example**

The minimum penalty is one cycle, since row address need to be prepared one cycle before the actual activate cycle (SCS\* assertion). During a burst access that requires changing column address in the middle, there is a one cycle penalty per each additional SCAS\*.

When interfacing multiple DRAM DIMMS at 133MHz, it is recommended to use registered a SDRAM that has a small load on the DRAM control signals (since they are registered), rather than the above heavy load method. There is a one cycle latency penalty per a single transaction in both methods, in comparison to the regular SDRAM. However, when running many back to back transactions to DRAM, stretching the RAS\* and CAS\* cycles delays the issuance of a new DRAM transaction. More over, bank interleaving is less likely to happen.

### **5.13 SDRAM Clocking**

The GT-64240A SDRAM interface is working in TClk domain. All output signals are toggled on the rising edge of TClk and all inputs are sampled on rising edge of TClk.

The GT-64240A integrates an internal PLL. The PLL guarantees that the clock signal triggering the output signals is phase locked on the external TClk signal. This implementation minimizes the output delay of the DRAM interface output signals.

The GT-64240A is designed to interface SDRAM at 133MHz, assuming both the GT-64240A and the SDRAM are clocked from the same external clock driver (up to 0.35ns clock skew/gitter between the SDRAM clock and the GT-64240A clock). However, the GT-64240A also has alternative mechanisms that guarantees 100133MHz DRAM interface in case of problematic board design.



**NOTE:** Select the appropriate clocking scheme based on board simulation, using GT-64240A and DRAM IBIS models.

### **5.13.1 SDRAM Clock Output**

If AD[23] pin is sampled High during reset, the GT-64240A SDClkOut/SDClkIn pin is configured as SDClkOut (see reset configuration section). The GT-64240A SDClkOut pin can be used as the DRAM clock source, instead of the external TClk source. SDClkOut is the same internal clock used to toggle the DRAM interface output signals (the end point of DRAM interface clock tree). If using this clock, the DRAM interface signals have improved output delays (see [Table 27 on page 538\)](#page-537-0).

**NOTE:** It is recommended that the board be designed to support SDRAM clocking from both the TClk clock generator and SDClkOut signal. For details, see the corresponding evaluation board specification.

### <span id="page-118-0"></span>**5.13.2 Read Data Sample**

The read data coming from DRAM is sampled with the internal PLL clock. If driving the SDRAM with SDClk-Out, the read data path gets shorter and the GT-64240A might not be able to sample the incoming data on time.

**EXECUTE:** DRAM interface supports an additional samples in the internal PLL clock. Setting the SDRAM 1 tional sampling stage, see Table 130 on page 12 kOut back to this additional sampling stage is compling stage, DRAM re To overcome this obstacle, the DRAM interface supports an additional sampling stage of the incoming data triggered by SDClkOut rather than the internal PLL clock. Setting the SDRAM Timing Parameters register's RdDelay bit to '1' enables this additional sampling stage, see Table 130 on page 126.

**NOTES:**The routing of SDClkOut back to this additional sampling stage is done inside the device.

With the additional sampling stage, DRAM read latency is increased by one cycle

### **5.13.3 SDRAM Clock Input**

The large DRAM output delay (5.4ns), does not give much margin for the read path. In many cases, for the DRAM controller deal with such an output delay, it must have 0ns (or even negative) setup time. For these cases, the GT-64240A also supports separate SDClkIn for the read path.

plut delays (see Table 27 on page 356).<br>
recommended that the board be designed to support SDRAM clocking from board<br>
mator and SDClkOut signal. For details, see the corresponding evaluation board<br> **MARVELL COMPTIALL COMPT** If AD[23] is sampled Low during reset, the  $GT-64240A$  SDClkOut/SDClkIn pin is configured as SDClkIn (see [Table 682 on page 522](#page-521-0)). Under this configuration, the additional read sample stage ([see section 5.13.2\)](#page-118-0), is triggered with the incoming SDClkIn clock.

With this configuration, the clock that is routed to the DRAM, is also routed back from the DRAM pin, back to the GT-64240A SDClkIn. This scheme gaurantees, that the long read path is compensated with a similar clock path, and the read data is sampled properly by the GT-64240A.

**NOTE:** If the board design also suffers from address and control line timing problem, externally generate two separate TClk signals - one for the GT-64240A, and a "late" TClk for the DRAM. The exact skew between the two is board design dependent.

### **5.14 Unified Memory Architecture Support**

The GT-64240A supports Unified Memory Architecture (UMA). This feature allows an external master device to share the same physical SDRAM memory that is controlled by the GT-64240A.



A UMA device refers to any type of controller which needs to share the same physical system memory and have direct access to it as shown in [Figure 21](#page-119-0).

<span id="page-119-0"></span>



At reset, the GT-64240A can be configured to act as a UMA master or slave. This is particularly required when the DRAM is shared between multiple GT-64240A devices. With two GT-64240A devices sharing the same DRAM, the devices can be connected gluelessly. One device acts as a master and the other device acts as a slave. When more than two devices are sharing the DRAM, an external arbiter is required.

UMA is enabled by setting UMAEn bit in SDRAM UMA Control register to '1'. The GT-64240A is configured to act as a UMA master or slave via UMAMode bit. In addition, two of the MPP pins must be configured as  $MREQ*$  and  $MGNT*$  pins, see Section 19.1 "MPP Multiplexing" on page 480.

### **5.14.1 SDRAM Bus Arbitration**

MREQ\* is an output of the UMA slave device, indicating to the master that it requests ownership on the DRAM bus.

MGNT\* is an output of the master to the UMA slave device, indicating that it has received DRAM bus ownership.

UMA devices may request access to SDRAM with either a low or high priority. Both of these priorities are conveyed to the master through the single MREQ\* signal, as shown in [Figure 22](#page-120-0).



#### <span id="page-120-0"></span>**Figure 22: UMA Device Requests**



The UMA slave device must adhere to the following rules:

- Once MREQ\* is asserted by the UMA device for a low priority request, it must be kept asserted until the UMA device is given access to SDRAM via MGNT\*. The only reason to change the status of the MREQ\* pin is to raise a high priority request or raise the priority of an already pending low priority request.
- Once the UMA device samples MGNT $*$  asserted, it gains and retains access to SDRAM until MREQ $*$ is de-asserted.
- When the UMA device has ownership of the bus, it has full responsibility to execute refresh cycles on the SDRAM.
- Before the UMA device hands over the bus, it must perform refresh cycles to all DRAM banks, and wait Trc cycles before deasserts MREQ\*
- Once the UMA device de-asserts MREQ\* to transfer ownership back to the GT-64240A, MREQ\* must be de-asserted for at least three TClks before asserting it again to raise a request.

If a UMA device places a low priority request for access to SDRAM, there is no set time specified by the GT-64240A to assert MGNT\*. Once there are no pending SDRAM access requests, MGNT\* is asserted.

If a UMA device places a high priority request for an access to SDRAM, the  $GT-64240A$  asserts MGNT\* and release the bus, as soon as it's done with the current outstanding transaction.



**NOTE:** When the GT-64240A asserts MGNT<sup>\*</sup>, it keeps MGNT<sup>\*</sup> asserted as long as MREQ<sup>\*</sup> is asserted and there is no pending internal request. As soon as any of the GT-64240A interfaces request access to SDRAM or MREQ\* is deasserted, the GT-64240A deasserts MGNT\* to indicate that it requires bus ownership.

After reset deassertion, the GT-64240A generates DRAM initialization sequence. It responds to MREQ\* only after initialization completes.

The following rules must be followed by a UMA master device:

- UMA master device must not take bus ownership for three cycles after MREQ\* is sampled de-asserted.
- After de-asserting MGNT<sup>\*</sup>, the UMA master device must not assert MGNT<sup>\*</sup> for three cycles.

Once the GT-64240A asserts MGNT\* and the UMA slave device gains access to SDRAM, the SCS[3:0]\*, SRAS\*, SCAS\*, DWr\*, SData[63:0], SDQM[7:0], DAdr[12:0], and BankSel[1:0] are held in sustained tri-state until the GT-64240A regains access to SDRAM. During this period, the UMA device must drive these signals to access SDRAM.

When the GT-64240A and the UMA device hand the bus over to each other, they must drive all of the above signals HIGH for one TClk and then float the pins, except the SDRAM address lines. There is no need to drive the SDRAM address lines before floating the bus. A sample waveform is shown in Figure 23.

#### <span id="page-121-0"></span>**Figure 23: Handing the Bus Over**



**NOTE:** The DRAM bus is floated for two cycles during bus hand over.

The above figure is just an example of bus hand over between the GT-64240A and the UMA device. In reality, the UMA device drives the bus for much longer period.



### **5.14.2 UMA Arbitration Control**

The DRAM controller uses a round robin arbiter to select between refresh requests, DRAM access request or high priority UMA request. With low priority requests, the GT-64240A grants the bus to the UMA device when there is no pending internal request. With high priority requests, the round robin arbiter guarantees, in the worst case, that the UMA device acquires the bus mastership after a refresh cycle plus one DRAM access.

When configured as a UMA slave device, the  $GT-64240A$  asserts MREQ\* (low priority request) as soon as it has a pending SDRAM access request. The DRAM controller contains a UMA High Priority Request Counter that determines after how many cycles the request must be converted to high priority. Setting the counter to '0' keeps the requests in a low priority status.

As a UMA slave device, the GT-64240A also contains a UMA Bus Release Counter that determines how many cycles after gaining bus ownership the GT-64240A must release the bus. Setting this counter to  $0'$  implies it releases the bus (deassert MREQ\*) only when it has no pending SDRAM transactions.

Using these two counters, allows a maximum flexibility of glueless arbitration between two GT-64240A devices sharing the same DRAM.

**DO NOTE NOTE:** When the GT-64240A gives bus mastership to the UMA slave device, it first performs a refresh cycle, to guarantee a sufficient refresh rate.

## **5.15 SDRAM Interface Registers**

Reeps the requests in a low priority status.		
As a UMA slave device, the GT-64240A also contains a UMA Bus Release Counter that determines ho cycles after gaining bus ownership the GT-64240A must release the bus. Setting this counter to '0' imp releases the bus (deassert MREQ*) only when it has no pending SDRAM transactions.		
Using these two counters, allows a maximum flexibility of glueless arbitration between two GT-64240A sharing the same DRAM.		
<b>NOTE:</b> When the GT-64240A gives bus mastership to the UMA slave device, it first performs a refres to guarantee a sufficient refresh rate. 5.15 SDRAM Interface Registers Table 124: SDRAM Configuration Register Map		
Register	Offset	Page
<b>SDRAM Configuration</b>	0x448	page 124
<b>SDRAM Operation Mode</b>	0x474	page 125
<b>SDRAM Address Control</b>	0x47c	page 126
<b>SDRAM Timing Parameters</b>	0x4b4	page 126
<b>SDRAM UMA Control</b>	0x4a4	page 127
SDRAM Interface Crossbar Control (Low)	0x4a8	page 128
SDRAM Interface Crossbar Control (High)	0x4ac	page 128
<b>SDRAM Interface Crossbar Timeout</b>	0x4b0	page 129

**Table 124: SDRAM Configuration Register Map**

#### **Table 125: SDRAM Banks Parameters Register Map**









#### **Table 126: Error Report Register Map**



# **5.15.1 SDRAM Configuration Registers**

<span id="page-123-0"></span>







#### **Table 127: SDRAM Configuration, Offset: 0x448 (Continued)**

#### <span id="page-124-0"></span>**Table 128: SDRAM Operation Mode, Offset: 0x474**





#### <span id="page-125-1"></span>**Table 129: SDRAM Address Control, Offset: 0x47c**



#### <span id="page-125-0"></span>**Table 130: SDRAM Timing Parameters, Offset: 0x4b4**







#### **Table 130: SDRAM Timing Parameters, Offset: 0x4b4 (Continued)**

#### <span id="page-126-0"></span>**Table 131: SDRAM UMA Control, Offset: 0x4a4**







#### <span id="page-127-0"></span>**Table 132: SDRAM Interface Crossbar Control (Low), Offset: 0x4a8**

#### <span id="page-127-1"></span>**Table 133: SDRAM Interface Crossbar Control (High), Offset: 0x4ac**





#### <span id="page-128-0"></span>**Table 134: SDRAM Interface Crossbar Timeout, Offset: 0x4b0**

**NOTE:** Reserved for Galileo Technology usage.



### **5.15.2 SDRAM Banks Parameters Registers**



<span id="page-128-1"></span>



#### <span id="page-129-0"></span>**Table 136: SDRAM Bank1 Parameters, Offset: 0x450**



#### <span id="page-129-1"></span>**Table 137: SDRAM Bank2 Parameters, Offset: 0x454**



#### <span id="page-129-2"></span>**Table 138: SDRAM Bank3 Parameters, Offset: 0x458**



### <span id="page-129-5"></span>**5.15.3 SDRAM Error Report Registers**

#### <span id="page-129-3"></span>**Table 139: SDRAM Error Data (Low), Offset: 0x484<sup>1</sup>**



1. In case of multiple errors, only the first one is latched. New error report latching is enabled only after SDRAM Error Address register is being read

#### <span id="page-129-4"></span>**Table 140: SDRAM Error Data (High), Offset: 0x480**







#### <span id="page-130-0"></span>**Table 141: SDRAM Error Address, Offset: 0x490**

1. In case of one or two errors detection, an interrupt is generated (if not masked). Write of 0x0 to ErrType, clears the interrupt.

#### <span id="page-130-1"></span>**Table 142: SDRAM Received ECC, Offset: 0x488**



#### <span id="page-130-2"></span>**Table 143: SDRAM Calculated ECC, Offset: 0x48c**



#### <span id="page-130-4"></span><span id="page-130-3"></span>**Table 144: SDRAM ECC Control, Offset: 0x494**





#### **Table 144: SDRAM ECC Control, Offset: 0x494 (Continued)**



#### <span id="page-131-0"></span>**Table 145: SDRAM ECC Counter, Offset: 0x498**



AM ECC Counter, Offset: 0x498<br>
Id Name Function<br>
It Number of single bit ECC errors detected.<br>
If the number of errors reaches 2<sup>32</sup>, this register wraps<br>
around to 0x0<br>
AMP **DO NOTE REPRODUCT** 



### <span id="page-132-0"></span>**6. ADDRESS AND DATA INTEGRITY**

The GT-64240A supports address and data integrity on most of its interfaces.

- It supports parity checking and generation on the CPU and PCI busses
- It supports ECC checking and generation on the SDRAM bus
- CRC checking and generation on the Ethernet and Serial ports.

### **6.1 CPU Parity Support**

The CPU interface generates and checks data parity.

On CPU writes, the GT-64240A samples data parity driven by the CPU with each data.

When a parity error occurs, the  $GT-64240A$  generates an interrupt and latches the following:

- Bad address in the CPU Error Address register.
- Data in the CPU Error Data register.
- Parity in the CPU Error Parity register.

On CPU reads, the GT-64240A drives parity with each read data it drives on the CPU bus.

**Example 2018** Complete the CPU with each data.<br>
Examples data parity driven by the CPU with each data.<br>
We concern cocurs, the GT-64240A generates an interrupt and latehes the following<br>
address in the CPU Error Address r From Parity register.<br>
A drives parity with each read data it drives on<br>
Trors are detected, the address, data, and parity a<br>
st error. Latching of new data into these register<br>
Low) register. The interrupt handler must re **NOTE:** In case of multiple errors are detected, the address, data, and parity are latched in the corresponding registers only for the first error. Latching of new data into these registers is only enabled when reading the CPU Error Address (Low) register. The interrupt handler must read this register last.

## **6.2 SDRAM ECC**

The GT-64240A implements Error Checking and Correction (ECC) on accesses to the SDRAM. It supports detection and correction of one data bit errors, detection of two errors, and detection of three or four bit errors within the same nibble.

### **6.2.1 ECC Calculation**

Each of the 64 data bits and eight check bits has a unique 8-bit ECC check code, as shown in [Table 146.](#page-132-1) For example, data bit 12 has the check value of 01100001, and check bit 5 has the check value of 00100000.



#### <span id="page-132-1"></span>**Table 146: ECC Code Matrix**



#### **Table 146: ECC Code Matrix (Continued)**



August 29, 2001 **Confidential** Copyright © 2001 Marvell





#### **Table 146: ECC Code Matrix (Continued)**





#### **Table 146: ECC Code Matrix (Continued)**

**DO NOT REPRODUCE** The GT-64240A calculates ECC by taking the EVEN parity of ECC check codes of all data bits that are logic one. For example, if the 64 bit data is 0x45. The binary equivalent is 01000101. From Table 146, the required check codes are 00001101 (bit[6]), 01000011 (bit[2]) and 00010011 (bit[0]). Bitwise XOR of this check codes (even parity) result in ECC value of 01011101.

For error checking, GT-64240A reads 64-bits of data and 8-bits of ECC. It calculates ECC based on the 64-bit data and then compares it against the received ECC. The result of this comparison (bitwise XOR between received ECC and calculated ECC) is called the syndrome.

If the syndrome is 00000000, both the received data and ECC are correct.

If the syndrome is any other value, the GT-64240A assumes either the received data or the received ECC are in error.

If the syndrome contains a single '1', there is a single bit error in the ECC byte. For example, if the received data is 0x45, the calculated ECC is 01011101, as explained before. If the received ECC is 01010101, the resulting syndrome is 00001000. [Table 146](#page-132-1) shows that this syndrome corresponds to check bit 3. The GT-64240A does not report or correct this type of error.

If the syndrome contains three or five '1's, it indicates that there is at least one data bit error. For example, if the received data is 0x45, the calculated ECC is 01011101, as explained before. If the received ECC is 00011110, the resulting syndrome is 01000011. This syndrome includes three '1's and it corresponds to data bit 2 as shown in [Table 146.](#page-132-1) In this case, the GT-64240A corrects the data by inverting data bit 2 (the corrected data is  $0x41$ ).

If the result syndrome contains two  $\mathbf{f}$  's, it indicates that there is a double-bit error.

If the result syndrome contains four '1's, it indicates a 4-bit error located in four consecutive bits of a nibble.

If the result syndrome contains five '1's, and no four of the '1's are contained in check bits [7:4] or check bits [3:0] (which means it does not correspond to any data bit of the table), it indicates a triple-bit error within a nibble.



**NOTE:** These types of errors cannot be corrected. The GT-64240A reports an error but will not change the data.

### **6.2.2 SDRAM Interface Operation**

On SDRAM reads, the GT-64240A reads the ECC byte with the data, calculates the ECC byte, and compares it against the read ECC byte. In case of a single bit error, it corrects the error and drives the correct data to the initiating interface. In case of two errors detection (or 3 or 4 errors that resides in the same nibble), it only reports an error, [see section 6.2.3](#page-136-0).

On a write transaction, the GT-64240A calculates the new ECC and writes it to the ECC bank, with the data that is written to the data bank. Since the ECC calculation is based on a 64-bit data width, if the write transaction is smaller than 64 bits, the GT-64240A runs a read modify write (RMW) sequence. It reads the full 64-bit data, merges the incoming data with the read data, and writes the new data back to SDRAM bank with new ECC byte.

The bits, the FGT-64240A runs a read modify write (RMW) sequence. It reads the So times and more and modify write (RMW) sequence. It reads that show the read modify write (RMW) sequences the data back to DRAM with a non-co **NOTE:** If identifying a non-correctable error during the read portion of the RMW sequence, the GT-64240A writes the data back to DRAM with a non-correctable ECC byte (it calculates a new ECC byte and than flips two bits). This behavior guarantees that the error is still visible if there is a future read from this DRAM location.

data basis. In case of a burst to DRAM, only da<br>example, a burst write from a 32-bit PCI bus of<br>of three 64-bit words to DRAM, in which only<br>only the third data requires RMW.<br>s forcing bad ECC written to the ECC bank, it d RMW is performed on 64-bit data basis. In case of a burst to DRAM, only data which not all of its byte enables are active require RMW. For example, a burst write from a 32-bit PCI bus of five 32-bit words to address 0x0 in DRAM, results in burst write of three 64-bit words to DRAM, in which only the third data has byte enable inactive ( $be = 0xf0$ ). In this case, only the third data requires RMW.

The GT-64240A also supports forcing bad ECC written to the ECC bank for debug purposes. If this mode is enabled, rather than calculating the ECC to be written to the ECC bank, it drives a fixed ECC byte configured in SDRAM ECC Control register, Table 144 on page 131.

SDRAM interface also contains a 32-bit ECC error counter that counts the number of corrected, single bit errors that are detected. Use software to reset the ECC error counter.

### <span id="page-136-0"></span>**6.2.3 ECC Error Report**

In case of ECC error detection, the GT-64240A asserts an interrupt (if not masked), and latches the:

- Address in the ECC Error Address register.
- 64-bit read data in the ECC Error Data register.
- Read ECC byte in the SDRAM ECC register.
- Calculated ECC byte in the Calculated ECC register.
- **NOTE:** For more information about these registers, see Section 5.15.3 "SDRAM Error Report Registers" on [page 130.](#page-129-5)

The GT-64240A reports an ECC error whenever it detects but cannot correct an error  $(2, 3, 0r 4$  bits errors).

The GT-64240A also reports on single bit errors (correctable errors), based on the setting of the ECC threshold, bits [23:16], in the ECC Control register, see [Table 144 on page 131](#page-130-4).

- If the threshold is set to  $\mathcal{O}'$ , there is no report on single bit errors.
- $\cdot$  If set to '1', GT-64240A reports each single bit error.
- If set to 'n', GT-64240A reports each 'n' single bit error.

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 137



**NOTE:** In case of multiple errors detection, the address, data, and ECC are latched in the corresponding registers only for the first error. Latching of new data into these registers is enabled only when reading ECC Error Address register. The interrupt handler must read this register last.

### **6.3 Parity Support for Devices**

There is no dedicated logic in the GT-64240A to support parity on the device bus. If devices parity checking is required, use external logic. In order to generate an interrupt in case of bad device parity detection, use the GPP inputs (see Section 18.3 "GPP Interrupts" on page 477).

### **6.4 PCI Parity Support**

The GT-64240A implements all parity features required by the PCI spec, including PAR, PAR64\*, PERR\*, and SERR\* generation and checking.

As an initiator, the GT-64240A generates even parity on PAR signals for write transaction's address and data phases. It samples PAR on data phase of read transactions.

**NOTE:** If the GT-64240A detects bad parity and the Status and Command Configuration register's PErrEn bit is set (see Table 291 on page 234), it asserts PERR\*.

As a target, the GT-64240A generates even parity on PAR signals for a read transaction's data phase. It samples PAR on the address phase and data phase of write transactions.

In all of the parity errors conditions, the GT-64240A generates an interrupt (if not masked) and latches the:

- Address in the PCI Error Address register
- Data in PCI Error Data register
- Command, byte-enable, and parity in the PCI Error Command register

18.3 "GPP Interrupts" on page 477).<br> **Arity Support**<br>
mplements all parity features required by the PCI spec, including PAR, PAR64<br>
and checking.<br>
CGT-64240A generates even parity on PAR signals for write transaction's add nerates even parity on PAR signals for write tra<br>ase of read transactions.<br>bad parity and the Status and Command Config<br>e 234), it asserts PERR<sup>\*</sup>.<br>ates even parity on PAR signals for a read trans<br>u phase of write transact If the PCI Status and Command configuration register's SErrEn bit is set to '1' and enabled via the SERR Mask register (see [Table 274 on page 225](#page-224-0)), the GT-64240A may also assert SERR\*. If any of the parity errors conditions occurs, SERR\* is asserted.

**NOTE:** In case of multiple errors detection, address, data and parity are latched in the corresponding registers only for the first error. Latching of new data into these registers is enabled only when reading PCI Error Address (Low) register. The interrupt handler must read this register last.

### **6.5 Communication Ports Data Integrity**

The GT-64240A supports CRC on the Ethernet and MPSC ports. For full details, see Section 13. "10/100Mb Ethernet Unit" on page 339 and Section 14. "Multi Protocol Serial Controller (MPSC)" on page 397.



### **6.6 Parity/ECC Errors Propagation**

Although each interface includes the required logic to detect and report parity/ECC errors, this is sometimes inadequate, due to the latency of interrupt routines.

For example, bad parity is detected on a PCI write to SDRAM. In the time required for the CPU interrupt handler to handle the interrupt, the bad data may be read by the CPU.

To guarantee this scenario does not occur, propagate the bad PCI parity to SDRAM as a non-correctable ECC error. This guarantees that once the CPU reads this data, it recognizes it as erroneous data.

In case of a write access to SDRAM with bad parity indication, the SDRAM interface can force two ECC errors to the ECC bank. If ErrProp bit in the ECC Control register is set to  $1'$ , the GT-64240A calculates the new ECC byte and flips two bits before writing it to the ECC bank.

rite access to SDRAM with bad parity indication, the SDRAM interface can for the BCC Control register is set to '1', the GT-64240A calculate two bits before witting it to the ECC control register is set to '1', the GT-6424 In case of a CPU read from SDRAM that results in ECC error detection (but no correction), or a CPU read from PCI that results in parity error, the GT-64240A generates an interrupt. It also drives Erroneous Data bit (SysCmd[5]) to the CPU. The CPU interface can be also configured to force bad parity in this case. If PerrProp bit in the CPU Configuration register is set to '1', the GT-64240A calculates data parity and flips all the bits when driving it on the CPU bus.

RAM that results in ECC error detection (but no<br>de ECC/parity indication, the PCI interface can<br>not register is set to '1', the GT-64240A calcula<br>calcular In case of PCI reads from SDRAM that results in ECC error detection (but no correction), or in any case of CPU or IDMA write to PCI with bad ECC/parity indication, the PCI interface can force bad parity on the bus. If PErrProp bit in PCI Command register is set to  $1'$ , the GT-64240A calculates data parity and flips the value it drives on PAR.



## **7. DEVICE CONTROLLER**

The device controller supports up to five banks of devices. Each bank's supported memory space can be programmed separately in 1Mbyte quantities up to 512Mbyte of address space, resulting in total device space of 2.5Gbyte.

Each bank has its own parameters register. Bank width can be programmed to 8-, 16-, or 32-bits. Bank timing parameters can be programmed to support different device types (e.g. Sync Burst SRAM, Flash, ROM, I/O Controllers).

The five individual chip selects are typically separated into four individual device banks and one chip select for a boot device. The boot device bank is the same as any of the other banks except that itís default address map matches the MIPS CPU boot address  $(0x1fc0.0000)$  and that it's default width is sampled at reset.

The device AD bus is a 32-bit multiplexed address/data bus. During the address phase, the device controller puts an address on the AD bus with a corresponding chip select asserted and DevRW indicated. It deassserts Address Latch Enable (ALE) to latch the address, the chip select, and read/write signals by an external latch (or register).

CS\* must then be qualified with CSTiming\* to generate the specific device chip select and DevRW\* must be qualified with CSTiming\* to generate a read or write cycle indication. The CSTiming\* signal is active for the entire device access time specified in the device timing parameters register.

During the data phase, the device controller drives data on the AD bus, in case of write cycle, or samples data driven by the device, in case of read cycle. Use Wr[3:0]\* as the byte enable signal during a write transaction.

**NOTE:** The GT-64240A does not support READ byte enables.

The GT-64240A does not support multiple masters on the AD bus or access to the different GT-64240A interfaces via the device bus.

oot device bank is the same as any of the other banks except that it's default at CPU boot address (0x1fc0.0000) and that it's default width is sampled at rese is a 32-bit multiplexed address/data bus. During the address h In the device timing parameters register.<br>
controller drives data on the AD bus, in case of<br>
d cycle. Use Wr[3:0]\* as the byte enable signal<br>
t support READ byte enables.<br>
support multiple masters on the AD bus or acce<br>
us All device controller signals, including CSTiming\*, are floated for the entire reset assertion period and an additional five TClk cycles after reset deassertion. Since the device chip select is qualified with CSTiming\*, this signal must be pulled up or driven for the five additional cycles by some external logic, to prevent undesired accesses to the device.

## **7.1 Device Controller Implementation**

The device interface consists of 128 bytes of write buffer and 128 bytes of read buffer. It can absorb up to four read plus four write transactions.

On a write transaction to a device, the data is written to the write buffer and then driven to the device bus. As soon as a device access is requested, the device controller drives an address on the AD bus for two cycles and deasserts ALE, so it will be used by external logic to latch the address, chip select, and DevRW\* indication.

**NOTE:** The CS<sup>\*</sup> must be qualified by the CSTiming<sup>\*</sup> signal to generate the device's actual chip select.

On the next cycle after ALE deassertion, the device controller pops data from the write buffer and drives it on the bus. It drives the valid data based on the device timing parameters, see [7.2](#page-140-0).

In case the device controller is still serving a previous transaction on the bus, the whole burst write is posted into the write buffer and driven to the device bus when all the previous transactions are completed.



On a read transaction, the device controller samples the read data from the AD bus. The sample window is determined according to the device timing parameters, see [7.2.](#page-140-0) When the whole read data is placed in the read buffer, it is driven back to the requesting interface.

### <span id="page-140-0"></span>**7.2 Device Timing Parameters**

To allow interfacing with very slow devices and fast synchronous SRAMs, each device can be programed to different timing parameters.

### **7.2.1 TurnOff**

The TurnOff parameter defines the number of TClk cycles that the GT-64240A does not drive the AD bus after the completion of a device read. This prevents contentions on the device bus after a read cycle from a slow device. The minumum setting is 0x1.

### **7.2.2 Acc2First**

The Acc2First parameter defines the number of TClk cycles from the assertion of ALE to the cycle that the first read data is sampled by GT-64240A. The minumum setting is  $0x3$ .

**NOTE:** Extend this parameter by extending the Ready\* pin, see 7.4.

#### **7.2.3 Acc2Next**

nes the number of TClk cycles from the assertic 4240A. The minumum setting is 0x3.<br>
ar by extending the Ready\* pin, see 7.4.<br>
nes the number of TClk cycles between the cycl<br>
samples the next data (in burst accesses). Exten The Acc2Next parameter defines the number of TClk cycles between the cycle that samples the first read data by GT–64240A to the cycle that samples the next data (in burst accesses). Extend this parameter can be extended by the Ready\* pin, see 7.4. The minumum setting is 0x1.

[Figure 24](#page-140-1) shows a device read timing parameters example.



#### <span id="page-140-1"></span>**Figure 24: Device Read Parameters Example**



### **7.2.4 ALE2Wr**

The ALE2Wr parameter defines the number of TClk cycles from ALE deassertion cycle to Wr[3:0]\* assertion. The minumum setting is 0x3.

### **7.2.5 WrLow**

The WrLow parameter defines the number of TClks that  $Wr[3:0]^*$  is active (low). Extend this parameter by the Ready\* pin, see [7.4](#page-143-0). BAdr and Data are kept valid for the whole WrLow period. This parameter defines the setup time of address and data to Wr rise. The minumum setting is 0x1.

### **7.2.6 WrHigh**

The WrHigh parameter defines the number of TClk cycles that Wr[3:0]\* is kept inactive (high) between data beats of a burst write. BAdr and Data are kept valid (don't toggle) for WrHigh-1 period, with the exceptions of WrHigh values of '0' or '1'. This parameter defines the hold time of address and data after Wr rise. The minumum setting is 0x0.

**NOTE:** Programing WrHigh to '0' is only used for zero wait states burst access (e.g. sync burst SRAM access). It is only allowed when WrLow is set to 1.

[Figure 25](#page-141-0) shows a device write timing parameters example.

<span id="page-141-0"></span>



### **7.2.7 BAdrSkew**

The GT–64240A also supports early toggle of burst address during read access. The Device Bank Parameters register's BAdrSkew bits [29:28] (see [Table 152 on page 149\)](#page-148-0) defines the number of TClk cycles from BAdr toggle to read data sample. This parameter is usefull for SyncBurst SRAM type of devices, where the address precedes the read data by one (Flow Through SRAM) or two (Pipelined SRAM) cycles.

[Figure 26](#page-142-0) shows a BAdrSkew usage example.





<span id="page-142-0"></span>**Figure 26: Pipeline Sync Burst SRAM Read Example**

### **7.3 Data Pack/Unpack and Burst Support**

The device controller supports 8-, 16-, or 32-bit wide devices. Specify the device width in the DevWidth[21:20] field of each device parameters register.

rs register.<br>
s up to 32 byte burst to a 32-bit wide device, an<br>
s is supported by a dedicated three bit BAdr[2:0<br>
bus (not like the latched address on the multiple<br>
between the device (8-, 16-, or 32-bit wide) and<br>
with a The device controller supports up to 32 byte burst to a 32-bit wide device, and up to 8 bytes burst to 8- or 16-bit wide device. The burst address is supported by a dedicated three bit BAdr[2:0] bus. This bus must be connected directly to the device address bus (not like the latched address on the multiplexed AD bus). The device controller supports pack/unpack of data between the device  $(8, 16, 16)$ , or 32-bit wide) and the initiator (PCI, CPU, DMA).

An attempt to access a device with a non-supported burst results in an interrupt assertion.

**NOTE:** Since bursts to 8- and 16-bit devices are limited to eight bytes, never place these devices in a CPU cacheable region (that requires bursts of 32 bytes). Also, it is only possible to read these devices from a PCI's non-prefetchable region.

**Aa Pack/Unpack and Burst Support**<br> **MARK COMPANY COMPANY CONFIDENT**<br> **MARK CONFIDENT**<br> **MARK COMPANY AND A** Dedicated Since bursts to 32-bit devices are limited to 32 bytes, DMA or PCI accesses to such devices must not exceed 32 bytes. This means that the PCI Mburst must be set to 32 bytes (see [Table 247 on page 217](#page-216-0)); the IDMA BurstLimit must not exceed 32 bytes (see Table 437 on page 301); the Ethernet SDMA BSZ Burst is limited to 4 64bit words (see Table 563 on page 382); and, the MPSC's SDMA BSZ is limited to 4 64bit words (Table 626 on page 462.

The device controller does not support non-sequential byte enables to 8 or 16-bit wide devices (e.g. write of 32-bit word to 8-bit wide device with byte enable 1010).

On burst read access to a 32-bit device, the device controller can return read data to the requester as soon as first 64-bit data is available, or only when the whole burst data is available. If the Device Interface Control registerís RdTrig bit [16] is set to '1', data is returned to the requester, only when the whole burst data is valid (store and forward policy). This is useful when interfacing with a device that has long wait states between data beats, to avoid wasting the GT-64240A cross bar bandwidth. If RdTrig is set to '0', data is returned as soon as packed 64bit data is valid.



### <span id="page-143-0"></span>**7.4 Ready\* Support**

Ready\* input is used to extend the programable device timing parameters. This is usefull for two cases:

- Interfacing a very slow device, which has access time greater than the maximum programable values.
- Interfacing a device with a non-deterministic access time (access time depends on other systm events and activity).

Ready\* can extend the following timing parameters:

- Acc2First
- Acc2Next
- **WrLow**

<sup>1</sup><br> **MARY ASS, the device controller is first counting TCIk cycles based on Ace2First prog<br>
2 on page 149). If at the time Ace2First expires and Ready\* input is not assert<br>
aiting until Ready\* is sampled asserted, and onl** During a read access, the device controller is first counting TClk cycles based on Acc2First programable parameters (see [Table 152 on page 149](#page-148-0)). If at the time Acc2First expires and Ready\* input is not asserted, the device controller keeps waiting until Ready\* is sampled asserted, and only then samples first read data. Similarly, if Acc2Next expires and Ready\* is not asserted, the device controller waits until Ready\* is sampled asserted, and only then samples next read data. On a write access, if at the time WrLow is expired, Ready\* input is not asserted, it keeps driving write data until Ready\* is sampled asserted Figure 27, Figure 28, and [Figure 29](#page-145-0) show examples of the Ready\* operation.

**NOTE:** If Ready\* is not used, Ready\* pin must be tied low.

If the WrLow or WrHigh timing parameter is set to '0', Ready\* is not supported during a write access

When interfacing a device with a non-deterministic access time, timing parameters must be set to the minimum values, and the actual access time is controlled via the Ready\* pin

In a write access, if at the time writow is expired a until Ready\* is sampled asserted Figure 27, F<br>ady\* pin must be tied low.<br>timing parameter is set to '0', Ready\* is not sup<br>e with a non-deterministic access time, timin To prevent system hang due to a lack of Ready\* assertion, the GT-64240A implements a programable timer that allows termination of a device access even without Ready\* assertion. If during a device access the timeout timer expires, the device controller completes the transaction as if Ready\* was asserted and generates an interrupt. Setting the timer to 0x0 disables it, and the device controller waits for Ready\* forever.

**NOTE:** The timer is used only for preventing system hang due to a lack of Ready\* pin assertion. If expired (which means a system hardware problem), the device controller completes the transaction ignoring Ready\*. This might result in bad data read/write from/to the device. The timer must be programed to a number that must never be exceeded in normal operation.




#### **Figure 27: Ready\* Extending Acc2First**

Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001 Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 145





**Figure 29: Ready\* Extending WrLow Parameter**

ter's ReadyS bit [19] determines the Ready\* in<br>levice controller samples read data two cycles at<br>les after Ready\* assertion on a write access. If<br>leady\* assertion, and toggles Wr<sup>\*</sup> one cycle aft<br>is defined in Section 27. The Device Interface Control register's ReadyS bit [19] determines the Ready\* input sample window, see Table [157 on page 151](#page-150-0). If set to ë1í, the device controller samples read data two cycles after Ready\* assertion on a read access, and de-asserts Wr\* two cycles after Ready\* assertion on a write access. If set to '0', the device controller samples read data one cycle after Ready\* assertion, and toggles Wr\* one cycle after Ready\* assertion, as shown in the above figures.

**NOTE:** Ready\* input setup time, is defined in Section 27. "AC Timing" on page 538, for the case of ReadyS set to  $'1'$ . The input setup is 1.5ns greater in the case of ReadyS set to  $'0'$ .

## **7.5 Additional Device Interface Signaling**

To make it easy to glue external logic on the device bus, the GT-64240A supports burst and last indication via MPP lines. DBurst\*/DLast\* is driven low on the address phase (need to be latched via ALE\*) to indicate a burst access and is driven low on the last data phase to indicate the last data transfer. Figure 30 shows an example.



## Address X Data0 Address Address Address Burst / Cast data / Single TClk ALE A[31:0] CSTiming\* BAdr[2:0] DBurst\*/Dlast\*

#### <span id="page-146-0"></span>**Figure 30: DBurst\*/Dlast\* Example**

## **7.6 Error Report**

In case of a device access error condition, the Device Interrupt Cause register registers an interrupt. Also, the address of the device access is registered in the Device Error Address register.

## **7.7 Interfacing With 8/16/32-Bit Devices**

To connect the devices correctly, follow the pin connection information listed in the following tables.



#### **Table 147: 8-bit Devices**



#### **Table 148: 16-bit Devices**



#### **Table 149: 32-bit Devices**



## **7.8 Device Interface Registers**

#### **Table 150: Device Control Register Map**



August 29, 2001 **Confidential** Composition Copyright © 2001 Marvell Page 148 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A

#### **Table 150: Device Control Register Map (Continued)**



#### **Table 151: Device Interrupts Register Map**



# **7.8.1 Device Control Registers**

<span id="page-148-0"></span>



Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 149





#### **Table 152: Device Bank0 Parameters, Offset: 0x45c (Continued)**

#### <span id="page-149-0"></span>**Table 153: Device Bank1 Parameters, Offset: 0x460**



#### <span id="page-149-1"></span>**Table 154: Device Bank2 Parameters, Offset: 0x464**





#### <span id="page-150-1"></span>**Table 155: Device Bank3 Parameters, Offset: 0x468**



#### <span id="page-150-2"></span>**Table 156: Boot Device Bank Parameters, Offset: 0x46c**



1. The boot device width (bits[21:20]) are sampled by AD[15:14] at reset.

#### <span id="page-150-0"></span>**Table 157: Device Interface Control, Offset: 0x4c0**







#### <span id="page-151-0"></span>**Table 158: Device Interface Crossbar Control (Low), Offset: 0x4c8**

#### <span id="page-151-1"></span>**Table 159: Device Interface Crossbar Control (High), Offset: 0x4cc**





#### <span id="page-152-0"></span>**Table 160: Device Interface Crossbar Timeout, Offset: 0x4c4**

**NOTE:** Reserved for Galileo Technology usage.



#### **7.8.2 Device Interrupts**

<span id="page-152-1"></span>



1. All cause bits are clear only. They are set upon error condition cleared upon a value write of '0'. Writing a value of '1' has no affect.

<span id="page-152-2"></span>





#### <span id="page-153-0"></span>**Table 163: Device Error Address, Offset: 0x4d8**



**MARY COMPANY CONFIDENTIAL DO NOTERFROOTER** 



## **8. PCI INTERFACE**

The GT-64240A supports two 64-bit PCI interfaces, compliant to PCI specification rev. 2.2.

**NOTE:** When configured as a 32-bit bus, the GT-64240A drives PAD0/1[63:32], CPE0/1[7:4], PAR640/1 pins; a pull-up is not required.

## **8.1 PCI Master Operation**

U, IDMA, Communication unit, or the other PCI interface initiates a bus eycletes the cycle into the appropriate PCI bus transaction. The transaction address address, unless address remapping is used.<br>
OA PCI master support When the CPU, IDMA, Communication unit, or the other PCI interface initiates a bus cycle to the PCI, the PCI master translates the cycle into the appropriate PCI bus transaction. The transaction address is the same as the initiator cycle address, unless address remapping is used.

The GT-64240A PCI master supports the following transactions:

- Memory Read
- Memory Write
- Memory Read Line
- Memory Read Multiple
- Memory Write & Invalidate
- ï I/O Read
- I/O Write
- Configuration Read
- Configuration Write
- Interrupt Acknowledge
- Special Cycle
- Dual Address Cycles

The GT-64240A PCI master generates a Memory Write and Invalidate transaction if:

- ple<br>
validate<br>
ge<br>
ge<br>
ge<br> **DO NOTE AND SERVE A LINE OF A LINE** The transaction accessing the PCI memory space requests a data transfer size equal to multiples of the PCI cache line size.
- The start address is cache line aligned.
- the PCI Status and Command register's MemWrInv bit is set, see [Table 291 on page 234](#page-233-0)

The GT-64240A PCI master generates a Memory Read Line transaction if:

- The transaction accessing the PCI memory space requests a data transfer size equal to multiples of the PCI cache line size.
- The start address is cache line aligned.

A Memory Read Multiple transaction is carried out when the transaction accessing the PCI memory space requests a data transfer that crosses the PCI cache line size boundary.

**NOTE:** The GT-64240A supports only cache line size of eight (8 32-bit words). Setting the PCI cache line register to any other value is treated as if cache line size is set to  $0$ .

Dual Address Cycles (DAC) transaction is carried out if the requested address is beyond 4Gbyte (address bits[63:32] are not  $\degree$ 0').



The master consists of 512 bytes of posted write data buffer and 512 bytes of read buffer. It can absorb up to four write transactions plus four read transactions. The PCI master posted write buffer in the GT-64240A permits the CPU to complete CPU-to-PCI memory writes even if the PCI bus is busy. The posted data is written to the target PCI device when the PCI bus becomes available. The read buffer absorbs the incoming data from PCI. Read and Write buffers implementation guarantees that there are no wait states inserted by the master

**NOTE:** IRDY\* is never deasserted in the middle of a transaction.

#### **8.1.1 PCI Master Write Operation**

On a write transaction, data from the initiator unit is first written to the master write buffer and then driven on the PCI bus. The master does not need to wait for the write buffer to be full. It starts driving data on the bus when the first data is written into the write buffer or only when the whole burst is placed in the buffer. This depends on the MWrTrig bit setting in the PCI Command register, see Table 233 on page 206.

On consecutive write transactions, the transactions are placed into the queue. When the first transaction is done, the master initiates the transaction for the next transaction in the queue.

tion, data from the initiator unit is first written to the master write buffer and the re redos not need to wait for the write buffer to be full. It starts driving data on the inter of one should for the wind buffer to be The master supports combining memory writes. This is especially useful for long DMA transfers, where a long burst write is required. If combining is enabled through the MWrCom bit in PCI Command register, the master combines consecutive write transactions, if possible. For combining memory writes to occur, the following conditions must exist:

- Combining is enabled through the PCI Command register's MWrCom bit, see [Table 233 on page 206.](#page-205-0)
- The start address of the second transaction matches the address of data  $n+1$  of the first transaction.
- ï While the first transaction is still in progress, the request for the new transaction occurs.

In the MWrCom bit in PCI Corrections, if possible. For combining memory writ<br>
bough the PCI Command register's MWrCom bi<br>
econd transaction matches the address of data n-<br>
i is still in progress, the request for the new tr The master supports fast back-to-back transactions. If there is a pending new transaction in the middle of a transaction in progress, the master starts the new transaction after the first transaction ends, without inserting dead cycle. For the master to issue a fast back-to-back transaction, the following conditions must exist:

- Fast back-to-back is enabled (bit[9] of Status and Command register is set to 1), see Table 291 on [page 234.](#page-233-0)
- The first transaction is a write.
- While the first transaction is still in progress, the new transaction request occurs.

#### **8.1.2 PCI Master Read Operation**

On a read transaction, when the initiator requests a PCI read access, the PCI master drives the transaction on the bus (after gaining bus mastership). The returned data is written into read buffer. The PCI master drives the read data to the initiating unit as soon as the data arrives from the PCI bus or when the whole burst read is placed in the read buffer. This action depends on the setting of the MRdTrig bit in PCI Command register, see [Table 233 on](#page-205-0)  [page 206.](#page-205-0)

**NOTE:** In case of a CPU burst read cache line read, regardless of RdTrig bit setting, the master absorbs the full burst into the read buffer and only then drives it to the CPU interface unit in sub-lock order.

The master also supports combining read transactions. This is especially useful for long DMA transfers, where a long burst read is required, and the PCI target drives long burst data without inserting wait states. If combining is enabled through MRdCom bit in PCI Command register, the master combines consecutive read transactions. For combining read transactions to occur, the following conditions must exist:



- Combining is enabled.
- $\bullet$  The start address of the second transaction matches the address of data n+1 of the first transaction.
- ï While the first transaction is still in progress, the request for the new transaction occurs.

## **8.2 PCI Master Termination**

If there is no target response to the initiated transaction within four clock cycles (five clocks in case of DAC transaction), the master issues a Master Abort event. The master deasserts FRAME\* and on the next cycle deassert IRDY<sup>\*</sup>. Also, the Interrupt Cause register's MMAbort bit is set and an interrupt is generated, if not masked.

The master supports several types of target termination:

- **Retry**
- Disconnect
- Target Abort

If a target terminated a transaction with Retry, the GT-64240A master re-issues the transaction. In default, the master retries a transaction until it is being served. When the master reaches this count value, it stops the retries and a bit is set in the Interrupt Cause register.

Also, the Interrupt Cause register's MMAbort bit is set and an interrupt is generated a transaction with Retry, the GT-64240A master re-issues the transaction proports several types of target termination:<br>
y<br>
onnect<br>
exter til it is being served. When the master reaches t<br>
Cause register.<br>
tion with Disconnect, the master re-issues the transfer attempts to burst eight 32-bit dwords s<br>
in after the fifth data transfer, the master re-issue<br>
of If a target terminates a transaction with Disconnect, the master re-issues the transaction from the point it was disconnected. For example, if the master attempts to burst eight 32-bit dwords starting at address 0x18, and the target Disconnects the transaction after the fifth data transfer, the master re-issues the transaction with address 0x2C to burst the left three dwords.

**NOTE:** To limit the number of retry attempts for transactions using Retry or Disconnect, set the RetryCtr in the PCI Timeout and Retry register to a desired count value, see Table 235 on page 210

If a target abnormally terminates a transaction with a Target Abort, the master does not attempt to re-issue the transaction. A bit in the Interrupt Cause register is set and an is interrupt generated, if not masked.

## **8.3 PCI Bus Arbitration**

The GT-64240A supports both external arbiter or internal arbiter configuration through the PCI Arbiter Control register's EN bit [31], see [Table 238 on page 212](#page-211-0). If the bit is set to '1', the GT-64240A internal PCI bus arbiter is enabled.

**NOTE:** The internal PCI arbiter REQ\*/GNT\* signals are multiplexed on the MPP pins. For the internal arbiter to work, the MPP pins must first be configured to their appropriate functionality, see Section 19.1 "MPP Multiplexing" on page 480. Additionally, since the MPP default configuration is general purpose input, pull-ups must be set on all GNT\* signals.

Since the internal PCI arbiter is disabled by default (the MPP pins function as general purpose inputs), changing the configuration can only be done by the CPU or through serial ROM initialization. The configuration cannot be done by an external PCI master (since an external master will not gain PCI bus arbitration).



### **8.3.1 PCI Master Bus Arbitration**

Whenever there is a pending request for a PCI access, the PCI master requests bus ownership through the  $REO^*$ pin. As soon as the PCI master gains bus ownership (GNT\* asserted), it issues the transaction. If no additional pending transactions exist, it deasserts REQ\* the same cycle it asserts FRAME\*. If parked on the bus, the master does not request the bus at all.

The GT-64240A implements the Latency Timer Configuration register as defined in PCI spec. The timer defines number of clock cycles starting from FRAME\* assertion that the master is allowed to keep bus ownership, if not granted any more. If the Latency Timer is expired, and the master is not granted (GNT\* not asserted), the master terminates the transaction properly on the next data transfer (TRDY\* assertion). It re-issues the transaction from the point it was stopped, similar to the case of disconnect.

One exception is Memory Write and Invalidate command. In this case, the master quits the bus only after next cache line boundary, as defined in PCI spec.

#### **8.3.2 Internal PCI Arbiter**

The GT–64240A integrates two PCI arbiters, one per each PCI interface. Each arbiter can handle up to six external agents plus one internal agent (PCI\_0/1 master).

The PCI arbiters implements a Round Robin (RR) arbitration mechanism.

The PCI arbiter performs a default parking on the last agent granted.

To overcome problems that happen with some PCI devices that do not handle parking properly, use the PCI Arbiter Control register's PD bits [21:14] as an option to disable parking on a per PCI master basis, see Table 238 on [page 212.](#page-211-0)

**Example the mean want was weat wat wat weat the case of disconnect.**<br> **MARVELL COMPANY OF THE COMPANY CONFIDENT CONFIDENCIAL CONFIDENCIAL CONFIDENCIAL CONFIDENT ARROW, as defined in PCI spec.**<br> **MARVELL ARVELL CONFIDENT**<br> PCI\_0/1 master).<br>
und Robin (RR) arbitration mechanism.<br>
parking on the last agent granted.<br>
1 with some PCI devices that do not handle park<br>
4] as an option to disable parking on a per PCI<br>
arking to avoid issues with som **NOTE:** In addition to disabling parking to avoid issues with some problematic devices, it is required to disable parking on any unused request/grant pair. This is to avoid possible parking on non existent PCI masters. For example, if only three external agents are connected to PCI 0 arbiter, then PD[6:4] must be set to  $^{\circ}1^{\circ}$ .

## **8.4 PCI Master Configuration Cycles**

The GT-64240A translates CPU read and write cycles into configuration cycles using the PCI configuration mechanism #1 (per the PCI spec). Mechanism #1 defines:

- A way to translate the CPU cycles into configuration cycles on the PCI bus
- A way to access the GT-64240A's internal configuration registers.

The GT-64240A contains two registers to support configuration accesses: PCI Configuration Address (Table 271) [on page 224](#page-223-0)) and PCI Configuration Data [\(Table 272 on page 225](#page-224-0)). The mechanism for accessing configuration space is to write a value into the PCI Configuration Address register that specifies the:

- PCI bus number
- Device number on the bus
- Function number within the device
- Configuration register within the device/function being accessed

Page 158 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A



A subsequent read or write to the PCI Configuration Data register causes the GT-64240A to translate that Configuration Address value to the requested cycle on the PCI bus or internal configuration space.

The BusNum and DevNum fields of PCI P2P Configuration register affects the type of configuration access, see [Table 245 on page 216](#page-215-0).

If the BusNum field in the Configuration Address register equals the P2P Configuration register's BusNum field, but the DevNum fields do not match, a Type0 access is performed. This type of access addresses a device attached to the local PCI bus.

If the BusNum field in the Configuration Address register does not match the P2P Configuration registerís Bus-Num field, a Type1 access is performed. This type of access addresses a device attached to a remote PCI bus.

The GT-64240A performs address stepping for the PCI configuration cycles. Address stepping allows for the use of the high-order PCI AD signals as IdSel signals through resistive coupling.<sup>1</sup>

Num field, a TypeT access is performed. This type of access addresses a device attached to a		
	The GT-64240A performs address stepping for the PCI configuration cycles. Address stepping of the high-order PCI AD signals as IdSel signals through resistive coupling. <sup>1</sup>	
	Table 164 shows DevNum to IdSel mapping (type 0 configuration access).	
Table 164: DevNum to IdSel Mapping		
DevNum[15:11]	AD[31:11]	
00001	0000.0000.0000.0000.0000.1	
00010	0000.0000.0000.0000.0001.0	
00011	0000.0000.0000.0000.0010.0	
00100	0000.0000.0000.0000.0100.0	
10101	1000.0000.0000.0000.0000.0	
00000,		
10110 - 11111	0000.0000.0000.0000.0000.0	
A special cycle is generated if all of the following apply:		

<span id="page-158-0"></span>**Table 164: DevNum to IdSel Mapping** 

- The PCI Configuration Address register's BusNum field equals the P2P configuration register's Bus-Num field.
- The DevNum field is  $0x1f$ .
- The function number is  $0x7$ .
- $\cdot$  The register offset is 0x0.

The CPU accesses the GT-64240A's internal configuration registers when the fields DevNum and BusNum fields in the Configuration Address register match the corresponding fields in the P2P Configuration register. The  $GT-64240A$  configuration registers are also accessed from the PCI bus when the  $GT-64240A$  is a target responding to PCI configuration read and write cycles.

<sup>1. &</sup>quot;Resistive Coupling" also means "hook a resistor from ADx to IdSel" on a given device.



**NOTES:** The ConfigEn bit in the Configuration Address register must be set before the Configuration Data register is read or written. An attempt by the CPU to access a configuration register without this bit set results in PCI master behaving as if it performed a master abort - no PCI transaction is driven on the bus, nothing is returned for write transactions, and the internal register value is returned for write transactions.

A CPU access to the GT-64240A PCI 1 configuration register is done via the PCI 1 Configuration Address and Configuration Data registers. This is not compatible with the GT-64120 and GT-64130 devices.

The P2P Configuration register's BusNum and DevNum fields do not exist in the GT-64120 and GT-64130 devices. By default, the values of these fields are 0x0 which results in behavior identical to these devices.

## **8.5 PCI Target Address Decoding**

The PCI target interface uses a one stage decoding process as described in Section 3.2 "PCI Address Decoding" [on page 46](#page-45-0). For an exact list of base address registers and size registers, see Section 8.19.1 "PCI Slave Address Decoding Registers" on page 192.

PCI interface supports 14 regular address windows plus 11 64-bit addressing windows. Each window is defined by the base and size registers. Each window can decode up to 4Gbyte space.

The PCI target interface also supports address remapping to any of the resources. This is especially useful when one needs to reallocate some PCI address range to a different location on memory. More over, it enables P2P access to a PCI agent located above the 4Gbyte space.

P Configuration register's BusNum and DevNum fields do not exist in the GT-<br>evices. By default, the values of these fields are 0x0 which results in behavior<br>vices.<br>**Arget Address Decoding**<br>erface uses a one stage decoding Example all all also see Section<br>
Section<br>
Section<br>
Representing process as described in Section<br>
ddress windows plus 11 64-bit addressing wind<br>
h window can decode up to 4Gbyte space.<br>
Do AGbyte space.<br>
Do AGbyte space.<br> The PCI target interface contains a High P2P Remap registers that defines the upper 32-bit PCI address. If the register is set to 0, the PCI access from one PCI interface to another results in a SAC (Single Address Cycle) transaction. If the register is set to any other value, the PCI master issues a DAC transaction with the high 32 address bits set according to the value of the High P2P Remap register.

## **8.5.1 SDRAM and Device BARs**

The GT-64240A contains four BARs for PCI access to SDRAM and five BARs for access to Devices. An address match in any of these BARs results in an access to the target chip select. There is no further sub decoding, as used to be in the GT-64120/GT-64130.

**NOTE:** Unlike the GT-64120/GT-64130, there are no Swap BARs in GT-64240A. Byte swapping is controlled via the Access Control registers. For more details, see Section 8.6 *PCI* Access Protection<sup>7</sup> on page 162.

#### **8.5.2 Internal Space Address Decoding**

PCI\_0/1 accesses the GT-64240A internal registers using memory or I/O transactions.

There is a dedicated BAR for PCI  $0/1$ . No size registers exist for the internal space BARs. This means each BAR has a fixed internal space of 64Kbyte. This implies that on address decode of an internal BAR, all address  $bits[31:16]$  must match the BAR's bits.



**NOTE:** The PCI specification defines that an I/O mapped BAR may not consume more than 256bytes I/O space. This implies that GT-64240A I/O Mapped Internal BAR is not PCI compliant. By default, this BAR is disabled. Enable this BAR through the BAR Enable register, see [Section 8.5.6](#page-161-1).

### **8.5.3 Expansion ROM Address Decoding**

Expansion ROM is enabled through reset configuration. For the PCI slave to respond to a PCI address hit in the expansion ROM space, the system software must first set the Configuration Command register's Target Memory Enable bit  $[1]$  to '1' and bit $[0]$  of expansion ROM BAR to '1', as defined in PCI specification.

an expansion ROM enabled through the reset configuration of AD [17:16], the GT-64<br>
a in expansion ROM BAR at offset (0x30 of function) configuration space as<br>
Like the other BARs, there are expansion ROM BAR results in an With the Expansion ROM enabled through the reset configuration of AD  $[17:16]$ , the GT-64240A configuration space includes an expansion ROM BAR at offset 0x30 of function0 configuration space as specified in the PCI specification. Like the other BARs, there are expansion ROM size and remap registers. Address decoding is done the same way as for the other devices. A hit in the expansion ROM BAR results in an access to CS[3] or BootCS, depending on the setting of the PCI Address Decode Control register's ExpRomDev bit, seeTable 232 on [page 205.](#page-204-0)

**DO NOTERFROOTER** With the Expansion ROM disabled, the GT-64240A does not support expansion ROM BAR, offset  $0x30$  in the configuration space is reserved.



#### **8.5.4 P2P BARs**

The GT-64240A supports basic P2P functionality.

The GT-64240A contains two memory BARs plus an I/O BAR to support access between the two PCI interfaces. A PCI address hit in one of the P2P Memory BARs results in transferring the transaction to the other PCI interface Memory space. An address hit in the I/O P2P BAR results in transferring the transaction to the other PCI interface I/O space.

### **8.5.5 64-bit Addressing BARs**

The GT-64240A supports 64-bit addressing through Dual Access Cycle (DAC) transactions. It contains 11 64-bit BARs. There are:

- Four SDRAM DAC BARs
- Five Device DAC BARs
- Two P2P DAC BARs

If the upper 32-bits of the BAR are not 0x0 (meaning the BAR maps an address space located above 4Gbyte), only addresses of PCI DAC transactions are compared against the 64-bit BAR. If the upper 32-bits of the BAR are 0, it acts as a regular 32-bit BAR, and only addresses of PCI SAC transactions are checked against it.

Each 64-bit BARs have their own size registers. However, their size registers can map up to 4Gbyte per each BAR.

**NOTE:** The GT-64240A does not support larger address windows than 4Gbyte per each BAR. It does support the location of the address window in offsets that are higher than the 4Gbyte space.

#### <span id="page-161-1"></span>**8.5.6 Base Address Registers Enable**

ctions are compared against the 64-bit BAR. If<br>
R, and only addresses of PCI SAC transactions<br>
size registers. However, their size registers can<br>
t support larger address windows than 4Gbyte p<br>
s window in offsets that are Only if bit[0] of the Configuration Command register (Target I/O Enable) is set to '1' does the PCI slave responds to an address hit in the I/O BARs. It responds to an address hit in any of the other BARs only if bit[1] of Configuration Command register (Target Memory Enable) is set to '1'.

upports 64-bit addressing through Dual Access Cycle (DAC) transactions. It eo<br>
RAM DAC BARs<br>
cic DAC BARs<br>
co CBARs<br>
co CP To disable a specific BAR space, the GT-64240A includes a 27-bit BAR Enable register - bit per BAR. Setting a bit to '1' disables the corresponding BAR. A disabled BAR is treated as a reserved register (read only 0). PCI access match to a disabled BAR is ignored and no DEVSEL\* asserted.

#### **8.5.7 Loop Back Access**

By default, the PCI slave does not respond to any PCI transaction initiated by the PCI master. However, if the PCI Command register's LPEn bit is set to '1', the slave responds to the PCI master transactions, if targeted to the slave address space.

**NOTE:** This loop back feature is only used for system debug. Do not use in normal operation.

## <span id="page-161-0"></span>**8.6 PCI Access Protection**

The PCI slave interface supports configurable access control. It is possible to define up to eight address ranges to different configurations. Each region can be configured to:

Page 162 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A



- Write protection
- Access protection
- Byte swapping
- Read prefetch

Estable and the strained by bits<sup>[11:0]</sup> of Base and 10p registers. If an address matches one considers the transaction according to transaction type and the attributes programed in ontains two protection bits:<br>
Ses protec Three registers define each address window - Base (low and high) and Top. The minimum address range of each window is 1Mbyte. An address received from the PCI, in addition to the address decoding and remapping process, is compared against the eight Access Control base/top registers. Bits[63:32] of DAC cycle address are checked to be equal to the Base high register. Bits[31:20] of the address are checked to be between the lower and upper addresses defined by bits[11:0] of Base and Top registers. If an address matches one of the windows,  $GT-$ 64240A handles the transaction according to transaction type and the attributes programed in the Access Control register.

Each region contains two protection bits:

- Access protection Any PCI access to this region is forbidden.
- Write protection Any PCI write access to this region is forbidden.

If an access violation occurs:

- The PCI slave interface terminates the transaction with Target Abort.
- The transaction address is latched in PCI Slave Error Address register.
- The PCI AddrErr bit in the interrupt cause register is set.
- **Example 18 S to this region is forbidden.**<br>
Recepterminates the transaction with Target Abort<br>
ess is latched in PCI Slave Error Address regist<br>
in the interrupt cause register is set.<br>
Final registers space is not protec **NOTE:** The GT-64240A internal registers space is not protected, even if the access protection windows contain this space.

The other attributes of the Access Control registers are discussed in Section 8.8 and [Section 8.13](#page-169-0).

## **8.7 P2P Configuration Transactions**

The GT-64240A supports not only memory and I/O P2P transactions between the two PCI interfaces, but also propagation of configuration cycles.

Each PCI interface may respond to a type 1 configuration transaction, according to the settings of the PCI P2P Configuration register's 2ndBusL and 2ndBusH fields, see [Table 245 on page 216](#page-215-0). These fields specify the buses resides on the other PCI interface. Upon detecting of PCI configuration type 1 transaction, the PCI target interface decodes the bus number driven on the AD bus (bits[23:16]). If the bus number is within the range of the other PCI interface (including 2ndBusL and 2ndBusH boundaries), the transaction is propagated to the other PCI interface.

**NOTE:** By default, the 2ndBusL field is greater than 2ndBusH. This means that propagating a type 1 configuration transaction is disabled.

In case the type 1 configuration is claimed (DEVSEL\* asserted), the transaction type driven by the PCI master is determined according to the device number, function number, and register offset driven on the AD bus (bits 15:11, 10:8 and 7:2 respectively), as follows:

1. If the received bus number is identical to the other PCI interface bus number, it converts the transaction



to type 0.

- 2. If the received bus number differs from the other PCI interface bus number, it keeps the transaction as type 1.
- 3. If the received bus number is identical to the other PCI interface bus number, the device number is  $11111$ , the function number is  $111$ , and the register offset is 0x0. It drives a Special Cycle.
- **NOTE:** Although the GT-64240A supports all types of P2P cycles, it is not P2P Bridge Specification compliant. It does not implement all required bridge configuration registers, nor keeps all P2P transactions ordering rules.

Unlike a P2P bridge that has a primary and secondary interfaces, in the GT-64240A the P2P functionality is identical in both directions.

## <span id="page-163-0"></span>**8.8 PCI Target Operation**

The GT-64240A responds to the following PCI cycles as a target device:

- Memory Read
- Memory Write
- Memory Read Line
- Memory Read Multiple
- Memory Write and Invalidate
- I/O Read
- I/O Write
- Configuration Read
- Configuration Write
- DAC Cycles

P2P bridge that has a primary and secondary interfaces, in the G1-64240A the<br>tical in both directions.<br> **Arget Operation**<br>
esponds to the following PCI cycles as a target device<br>
Read<br>
Write<br>
Read Line<br>
Read Multiple<br>
Writ date<br>
date<br> **DO NOTE REPRODUCE**<br>
REPRODUCE A CONSIDERATION ACKNOWLED AND SPECIAL CYCLUSIVE Accesses. It treats Locked transaction The GT-64240A does not act as a target for Interrupt Acknowledge and Special cycles (these cycles are ignored). The GT-64240A does not support Exclusive Accesses. It treats Locked transactions as regular transactions (it does not support LOCK\* pin).

The slave consists of 512 bytes of posted write data buffer that can absorb up to 4 write transactions, and 8 read prefetch buffers, 128 bytes each, to support up to 8 delayed reads.

#### **8.8.1 PCI Write Operation**

All PCI writes are posted. Data is first written into the posted write buffer and later written to the target device.

The slave supports unlimited burst writes. The write logic separates the long PCI bursts to fixed length bursts towards the target device. Program the internal burst length to four, eight, or 16 64-bit words through the PCI Access Control registers's MBurst bits [21:20], see [Table 247 on page 217](#page-216-0). Whenever this burst limit is reached, the slave generates a write transaction toward the target device, while continuing to absorb incoming data from the PCI. The PCI burst writes have no wait states (TRDY\* is never deasserted). In case the slave transaction queue is full, a new write transaction is retried. This depends on target device capability to absorb the write data (target device bandwidth and arbitration scheme).



The slave posting writes logic also aligns bursts that do not start on a 32/64/128-byte boundary, depending on the WrBurst setting, for more efficient processing by the target units. For example, if MBurst is set to maximum bursts of eight 64-bit words, and a PCI long burst write transaction starts at address 0x18, the slave issues a write transaction of five 64-bit words to the target unit and continues with a new transaction to address 0x40.

**NOTE:** If the PCI address does not match any of the PCI Access Control registers address windows, the default burst write size is four 64-bit words.

The PCI slave treats Memory Write and Memory Write and Invalidate commands the same way.

If the region is marked as cache coherent, MBurst must be set to four 64-bit words.

#### **8.8.2 PCI Read Operation**

All PCI reads can be configured to be handled as non prefetched, prefetched or aggressive prefetched, and also to be handled as delayed transactions or not. Also, it is possible to program the amount of prefetched data. These read attributes are programable per transaction type (read/read-line/read-multiple) and per address range, as defined by the PCI Access Control registers (see Table 247 on page 217).

If an address range is marked as non-prefetchable (PrefetchDis bit in the PCI Access Control register), a PCI read to this region results in a single word read from the target device. An attempt to burst from a non-prefetchable region results in a disconnect after the first data. It is recommended to mark a region as non-prefetchable, only if prefetch reads from this area are destructive (e.g. target device is a FIFO).

**Example 18 Solution** as marked as cache coherent, MBurst must be set to four 64-bit words.<br> **CI Read Operation**<br>
can be configured to be handled as non prefetched, prefetched or aggressive preference and the about the pro as non-prefetchable (PrefetchDis bit in the PCI *A* le word read from the target device. An attempt after the first data. It is recommended to mark a are destructive (e.g. target device is a FIFO). On, the size of the burs In case of a prefetchable region, the size of the burst read requested from the target device can be programed to four, eight, or 16 64-bit words, through PCI Access Control register's MBurst bits. If the typical PCI read transaction is long, it is recommended to set this bit to long bursts. However, setting this bit to long bursts implies that the target unit (SDRAM interface unit for example) is busy for many cycles and not able to serve requests from other interfaces (CPU for example).

**NOTE:** If the region is marked as cache coherent, MBurst must be set to four 64-bit words.

The PCI slave interface supports two prefetch modes, selected via the RdPrefetch, RdLinePrefetch, and RdMul-Prefetch bits in the PCI Access Control register - regular prefetch and aggressive prefetch.

In regular prefetch mode, the target device is requested for a single burst transaction (burst size depends on the setting in the RdBurst field). If by the time all of the burst data was driven on the PCI bus and the PCI read transaction is still alive (implying a longer burst is required), the slave terminates the transaction with disconnect and the initiating master must re-issue the remaining transaction. If the typical PCI reads behave this way (requiring more than a single target device burst), it is recommended to use the aggressive prefetch mode.

In the aggressive prefetch mode, the target is requested for two bursts in advance (similar to aggressive prefetch in GT-64120 and GT-64130 devices). If the read transaction on the PCI is still active by the time the first burst is driven on the PCI bus, the slave prefetches an additional burst (a third one) while driving the second burst on the PCI bus.

**NOTE:** The PCI slave treats Memory Read, Memory Read Line, and Memory Read Multiple commands the same, unless using different RdPrefetch, RdLinePrefetch, RdMulPrefetch settings. These settings enable "smart" PCI masters that generate different PCI read commands to have regular prefetch for one type of command, and aggressive prefetch for another type.

If not using delayed reads, the slave drives read data on the PCI bus (TRDY\* asserted) as soon as data arrives from the target unit. The slave does not wait for the read buffer to be full. In case of a burst read from a slow tar-



get device, the slave might need to insert wait states (TRDY\* deasserted) between the data phases, according to the data rate from the target.

As mentioned above, the PCI slave prefetch read data, based on the setting of the MBurst parameter. However, there is one exception. If the initiating PCI master, asserts FRAME\* for a single clock cycle (which implies it request a single data), the PCI slave will read a single data from the target interface, regardless of MBurst setting

**NOTE:** If the PCI address does not match any of PCI Access Control registers address windows, the default burst read size is four 64-bit words, and is treated as a non-delayed read. Also, read prefetching is determined according to the value of the corresponding Base Address Register prefetch bit.

With a PCI burst access that uses a start address outside the range of all the Access Control address windows, the PCI slave cannot recognize when the burst is crossing one of the Access Control windows. So, if using the Access Control registers, it is recommended that they cover the whole PCI slave address space. Conversely, if a PCI burst start address is within an access region and then crosses the region boundary, the PCI slave disconnects.

#### **8.8.3 PCI Delayed Reads**

Delayed reads are configurable through the PCI Access Control register's DReadEn bit [13]. Delayed reads are typically useful in multi-PCI masters environments. In these environments, PCI bus efficiency is critical and there is a need to minimize wait states on the bus. When using delayed reads, there are no wait states (not to first data nor to consecutive data). The bus is released quickly, allowing other PCI masters gain bus arbitration.

If burst access that uses a start address outside the range of all the Access Cont<br>PCI slave cannot recognize when the burst is crossing one of the Access Cont<br>put per Access Control registers, it is recommended that they ough the PCI Access Control register's DReadlers environments. In these environments, PCI bates on the bus. When using delayed reads, there bus is released quickly, allowing other PCI mas ding delayed reads. When a read tr The slave supports up to eight pending delayed reads. When a read transaction is marked as a delayed read, the slave issues a STOP\* immediately (retry termination), but internally continues the transaction towards the target device. When the data is received from the target, it is written to one of the eight read buffers. Any attempt to retry the original transaction before the read buffer is full (the whole burst is written into the buffer) results in STOP\*. When the read buffer is full, a retry of the original transaction results in data driven immediately on the bus.

If by the time all burst data is driven on the PCI bus and the PCI read transaction is still alive (implying that a longer burst is required), the slave terminates the transaction with disconnect and the initiating master must reissue the remaining transaction. If the typical PCI reads behave this way (requiring more than a single target device burst), it is recommended to use the aggressive prefetch mode.

**NOTE:** If a region is marked as non-prefetchable, a read access to this region is treated as a single data delayed read, even if the region is not marked to be used with delayed reads.

If a region is marked to be used with aggressive prefetch, a read access to this region is treated as a delayed read (prefetch of two read buffers), even if region is not marked to be used with delayed reads.

#### <span id="page-165-0"></span>**8.8.4 PCI Slave Read Buffers**

The slave handles a queue of available read buffers.

For every incoming read transaction, the slave allocates a new read buffer. The read buffer is where the returned data from the target is stored. When the buffer data is flushed to the PCI bus (completion of the read transaction), the buffer is invalidated and is free to be re-used.

If all eight read buffers are full and a new read buffer is required (a new read transaction), the incoming read transaction is retried.



To prevent dead locks due to "stuck" buffers (valid buffers that are never being accessed), the GT-64240A supports a Discard Timer register, see [Table 236 on page 211](#page-210-0). Each read buffer has its timer initiated to the Discard Timer value. When the address is isuued on the PCI, the buffer timer starts counting down. If the buffer timer reaches '0' before being accessed, the buffer is invalidated. Setting the Discard Timer register to '0' prevents the slave from invalidating the read buffers.

### **8.8.5 PCI Access to Internal Registers**

PCI writes to internal registers are posted as any other PCI write to memory, with the exception of writes to the PCI interface unit's internal registers. These writes are non-posted  $-$  the slave asserts TRDY\* only when data is actually written to the internal register. This implementation guarantees that there is never a race condition between the PCI transaction changing address mapping (Base Address registers) and the following transactions.

Burst writes to internal registers are not supported. An attempted burst to internal registers results in a disconnect after 1st TRDY\*.

PCI reads from internal registers are treated as reads from a non-prefetchable region (single 32-bit word read), regardless of PCI Access Control registers settings. An attempt of burst read from internal registers results in a disconnect after the first data.

#### **8.8.6 PCI I/O Access**

The GT-64240A PCI slave only supports I/O read and write accesses to its internal registers, and to the other PCI interface (P2P bridging) if there are multiple PCI interfaces. Both cases are treated the same. An I/O write is treated as a single 32-bit word write. An I/O read is treated as a single 32-bit non-prefetchable read.

#### **8.8.7 PCI Configuration Access**

The minder integrates. These wires are non-posted – the sake assets river<br>and to the internal register. This implementation guarantees that there is never a<br>control conternal registers are not supported. An attempted burst **IS**<br> **Domality** supports I/O read and write accesses to its intere are multiple PCI interfaces. Both cases are t<br> **REPRODUCE A** I/O read is treated as a single 32-bit<br> **ACCESS**<br>
prorts configuration read and write access The GT-64240A PCI slave supports configuration read and write access to the GT-64240A configuration space, and to the other PCI interface (P2P bridging) if there are multiple PCI interfaces. Both cases are treated the same. A configuration write is treated as a 32-bit word non posted write. A configuration read is treated as 32-bit word non prefetchable read.

## <span id="page-166-0"></span>**8.9 PCI Target Termination**

The GT-64240A PCI slave supports the three types of target termination events specified in PCI specification  $-$ Target Abort, Retry and Disconnect.

Target Abort is activated in the following cases:

- I/O transaction with address bits [1:0] not consistent with byte enables.
- Address parity error.
- Violation of PCI access protection setting.

In any of these cases, the PCI slave latches the address in the PCI Slave Error Address register and sets an interrupt bit in the Interrupt Cause register.

If the PCI slave cannot complete a transaction in a "reasonable time", it might terminate a transaction with Retry or Disconnect. All conditions of Retry and Disconnect are described bellow.



### **8.9.1 Timeout Termination**

The GT-64240A includes two 8-bit timeout registers (see [Table 235 on page 210](#page-209-0)) – timeout0 for Retry termination and timeout1 for Disconnect termination (same as in GT-64120 and GT-64130 devices). Timeout0 defines the maximum allowed wait-states between FRAME\* assertion and first TRDY\* assertion. Timeout1 defines the maximum wait-states between consecutive TRDYs (in case of a burst). By default, these registers are initialized to 0xf and 0x7, as required by PCI spec. However, it is possible to program these registers to longer numbers to support access to slow devices.

Retry or Disconnect termination due to timeout expired might happen if:

- Timeout0 expired before first read data received from the target device. Relevant only for non-delayed reads.
- **Example 1** expired before first read data received from the target device. Relevant only f<br>expired before next read data of a burst read received from the target device.<br>Elayed reads.<br>A expired before non-posted write com • Timeout1 expired before next read data of a burst read received from the target device. Relevant only for non-delayed reads.
- Timeout0 expired before non-posted write completes.

**NOTE:** Timeout0 must be greater than '5'.

#### **8.9.2 Non-Timeout Termination Conditions**

There are more conditions of immediate Retry termination (without waiting for timeout):

- Delayed reads.
- Slave transaction queue is full.
- A new read transaction, and there is no available read buffer.
- **PRODUCED SET ASSEMALL CONCRETERT SERVIDE SERVIDE SERVIDE SERVIDE SERVIDE SERVIDE SERVIDE SATISF SATISF SATISF SATISF SHAR boundary or Access Control window both that requires more than one buffer.** ï A new synch barrier transaction while there is a pending unresolved previous sync barrier.

Also, there are some additional disconnect cases:

- A burst access with start address bits[1:0] different than '00.
- ï A burst access that reaches BAR boundary or Access Control window boundary.
- A delayed read completion that requires more than one buffer.

## **8.10 Initialization Retry**

Some applications require programing of the PCI configuration registers in advance of other bus masters accessing them. In a PC add-in card application, for example, the Device ID, BAR size requirements, etc., must be set before the BIOS attempts to configure the card. The GT-64240A provides a mechanism that directs the PCI target interface to Retry all of the transactions until this configuration is complete. This prevents race conditions between the local processor and the BIOS.

If Initialization Retry is enabled at reset, the PCI slave Retries any transaction targeted to the GT-64240A's space. The GT-64240A remains in this retry mode until the CPU configuration register's StopRetry bit is set. This mode is useful in all of the applications in which the local CPU programs the PCI configuration registers.

If serial ROM initialization is enabled, any PCI access to the GT-64240A is terminated with Retry. This lasts until the end of the initialization. See Section 24. "Reset Configuration" on page 522 for more details.



## **8.11 Synchronization Barrier**

The GT-64240A supports a sync barrier mechanism. This mechanism is a hardware hook to help software synchronize between the CPU and PCI activities. The GT-64240A supports sync barrier in both directions - CPUto-PCI and PCI-to-CPU.

[Figure 31](#page-168-0) shows an example of the PCI sync barrier application.

<span id="page-168-0"></span>**Figure 31: CPU Sync Barrier Example**



Assume the CPU sends a packet to some PCI device and then notifies this device (via one of the GPP pins) that it has a packet waiting to handle. Since the packet may still reside in the GT-64240A CPU interface write buffer or in the PCI master write buffer, the PCI device must first perform a sync barrier action, to make sure the packet is no longer in the GT-64240A buffers.

The PCI slave "synchronization barrier" cycles are Configuration Reads. If there is no posted data within the CPU interface write buffer and PCI master write buffer, the cycle ends normally. If after a timeout0 period there is still posted data in the buffers, the cycle is terminated with Retry. Until the original cycle ends, any new "synchronization barrier" cycles are terminated with Retry. The PCI slave only handles a single pending sync barrier transaction at a time.

**NOTE:** The PCI device that initiated the sync barrier transaction, must keep retrying the transaction until it completes. If the transaction is terminated, and never retried, any new sync barrier attempt results in a retry termination (since the PCI slave can support only a single outstanding sync barrier transaction at a time). In order to prevent dead locks due to missing sync barrier completion, the sync barrier mechanism is protected by the discard timer, similar to the delayed read bluffers, see [Section 8.8.4](#page-165-0).

An alternative method for generating the PCI slave sync barrier is reading from the PCI Sync Barrier Virtual register, see [Table 244 on page 216.](#page-215-1) When reading this register from PCI, the PCI slave checks if the write buffers to be empty, and only when there is no posted write data in the buffers, completes the transaction on the PCI bus. The returned data is indeterministic.

Setting the PCI Control register's SBD bit to '1' disables sync barrier action on configuration reads. This allows the user to perform configuration reads to the GT-64240A without suffering from sync barrier latency.



## **8.12 Clocks Synchronization**

The PCI interface clock (Clk) is designed to run asynchronously with respect to the memory clock (TClk) and CPU clock (SysClk). Also, the two PCI interfaces can run asynchronously to each other.

The PCI interface includes synchronization logic that synchronizes between the Clk and TClk clock domains, enabling these two clocks to run asynchronously.

**NOTE:** Unlike the GT-64120 and GT-64130, the GT-64240A has no special synch modes, for different frequency ranges. The only restriction is that the TClk frequency must be greater than the Clk frequency.

## <span id="page-169-0"></span>**8.13 Data Endianess**

The GT-64240A supports interfacing with both Little and Big Endian orientation CPUs. Although the PCI specification defines the PCI bus only as a Little Endian bus, the GT-64240A supports also interfacing Big Endian PCI devices.

Endianess conversion is supported in both directions - access to PCI via the PCI master interface and access from PCI via the PCI slave interface.

Both PCI master and slave supports byte and word swapping. The swapping is refered to a 64-bit words (as this is the GT $-64240A$  internal data path width). Table 165 shows an example of the data 0x0011223344556677.



#### <span id="page-169-1"></span>**Table 165: Data Swap Control**

The right swapping setting depends on the PCI bus width (32/64) and endian orientation (Big/Little), as well as the CPU bus endianess orientation.

#### **Table 166: 32-bit PCI Byte and Word Swap Settings**







#### **Table 167: 64-bit PCI Byte and Word Swap Settings**

#### **8.13.1 PCI Slave Data Swapping**

For maximum endianess flexibility, it is possible to configure each of the eight address ranges defined by the PCI Access Control registers to different data swapping. This feature enables different PCI masters with different endianess conventions to interface with the GT-64240A.

ol registers to different data swapping. This feature enables different PCI mast<br>ventions to interface with the GT-64240A.<br>
MA still preserves the GT-64210/130 devices data swapping mechanism for sof<br>
MM and register's Swa The GT-64240A still preserves the GT-64120/130 devices data swapping mechanism for software compatibility. If the PCI Command register's SwapEn bit is cleared (default), the PCI slave handles data according to the set-ting of the PCI Command register's SByteSwap [16] and SWordSwap bit [11] (see [Table 233 on page 206](#page-205-0)), as in the GT-64120/130 devices.

The GT-64240A internal registers always maintain Little Endian data. By default, it is assumed that data driven on the PCI bus is in Little Endian convention, and there is no data swapping on PCI access to the internal registers. However, the GT-64240A supports data swapping also on the PCI access to internal registers via the PCI Command register's SIntSwap bits [26:24].

#### **8.13.2 PCI Master Data Swapping**

Very similar to the slave data swapping mechanism, the PCI master also supports data swapping on any access to the PCI bus.

It also supports flexible swapping control, determined by the initiator, on an address window basis. This feature enables the CPU, IDMAs, and Communication units to interface different PCI targets with different endianess conventions.

The Hand Convention, and there is no data swapping of<br>A supports data swapping also on the PCI access<br>p bits [26:24].<br>**ata Swapping**<br>swapping mechanism, the PCI master also supposing control, determined by the initiator, o The GT-64240A still preserves the GT-64120/130 devices fixed data swapping for software compatibility. If the PCI Command register's SwapEn bit is cleared (default), the PCI master handles data according to the setting of the PCI Command register's MByteSwap and MWordSwap bits, see Table 233 on page 206.

See the following sections for further details about transaction initiator endianess configuration:

- For CPU details: Section 4.11 "CPU Endian Support" on page 71.
- For IDMA details: Section 10.7 "Big and Little Endian Support" on page 285.
- For Communication unit details: Section 12.3 "Big and Little Endian Support" on page 322.

## **8.14 64-bit PCI Interface**

The GT-64240A supports a 64-bit PCI interface. To operate as a 64-bit device, the REQ640\* pin must be sampled LOW on RST<sup>\*</sup> rise as required by PCI spec (Hold time of  $REQ640*$  in respect to RST<sup>\*</sup> rise is  $^{\circ}$ ).

When the GT-64240A is configured to 64-bit PCI, both master and target interfaces are configured to execute 64-bit transactions, whenever it is possible.



**NOTE:** Since PCI0 interface supports CompactPCI Hot Swap Ready, P64EN0<sup>\*</sup> pin is used to detect a 64-bit PCI bus rather than REQ640\*. If not using CompactPCI, connectPCI0 REQ640\* to P64EN0\* pin.

### **8.14.1 PCI Master 64-bit Interface**

The PCI master interface always attempts to generate 64-bit transactions (asserts REQ640\*), except for I/O or configuration transaction or when the required data is no greater than 64-bits. If the transaction target does not respond with ACK640\*, the master completes the transaction as a 32-bit transaction.

The PCI master also avoids from generating a 64-bit transaction, if the requested address is not 64-bit aligned, and the PCI Command register's M64Allign bit [18] is set cleared, see Table 233 on page 206. For example the requested address is 0x4, the master issues a 64-bit transaction (assert REQ640\*) with byte enables 0x0f. If the target does not respond with ACK640\*, the transaction becomes a 32-bit transaction, with the first data phase driven with byte enable 0xf. Although it is fully compliant with the PCI specification, some target devices do not tolerate this behavior. Use the M64Allign bit to prevent this problem.

nand register's M64Allign bit [18] is set cleared, see Table 233 on page 206. F<br>is 0x4, the master issues a 64-bit transaction (assert REQ640<sup>\*</sup>) with byte enable 0xf. Although it is fully complant with the PCI specificati When a PCI burst running in 64-bit mode is disconnected, and the amount of data the master needs to drive is not greater than 64-bit, it completes the disconnected transaction as a 32-bit master (does not assert REQ640\*). This behavior has a small penalty in case the target device is capable of accepting the transaction as a 64-bit transaction. More over, it might be problematic when the target is a 64-bit Big Endian target. As mentioned before, the byte swapping setting depends not only on the endianess nature of both initiator and target but also on bus width. Changing bus width in the middle of a transaction targeted to a Big Endian device results in an incorrect data transfer.

**NOTE:** See the Galileo Technology Technical Bulletin TB-51 for more information on 64-bit Big Endian PCI bus.

Franchieve the target is a 64-bit Big Endian tare and only on the endiances nature of both initiator are of a transaction targeted to a Big Endian device gy Technical Bulletin TB-51 for more informations is a 64-bit device If the targeted device on the PCI bus is a 64-bit device that ALWAYS responds with ACK640\* to 64-bit transaction, the PCI master can be configured to always assert REQ640\*, even if the amount of data needs to be transferred is less than or equal to 64-bit. Each initiating interface (CPU, IDMA, Communication units) has programable bits, that forces the PCI master to issue 64-bit transactions. When running in this mode, correct endianess is guaranteed, even when interfacing a 64-bit Big Endian device on the PCI bus.

**NOTES:**Forcing REQ640\* is allowed only when the target PCI device responds with ACK640\* to a 64-bit transactions. If the target device is not of that type and REQ64\* is forced, a PCI violation occurs and the system might hang.

The PCI bus is defined as a Little Endian bus. Placing Big Endian devices on the bus is not compliant with the PCI specification. This feature of forcing REQ640<sup>\*</sup> is implemented to support 64-bit Big Endian devices on the PCI bus. The hook of forcing REQ640\* is not fully compliant with the PCI specification, and must be used carefully.

## **8.14.2 PCI Slave 64-bit interface**

The PCI target interface always responds with ACK640\* to a 64-bit transaction, except for accesses to configuration space, internal registers,  $I_2O$  space, or I/O transaction.



## **8.15 64-bit Addressing**

Both PCI master and slave support 64-bit addressing cycles.

Both CPU and DMAs support 64-bit remapping registers towards the PCI interface. If the CPU or one of the DMAs initiate a PCI transaction with an address higher than 4Gbyte (which means that the upper 32-bit address is not 0), the master initiates a DAC transaction. This means the transaction address phase takes two clock cycles.

On the first cycle, the master drives a '1101' value on C/BE[3:0]\* and the lower 32-bit address on AD[31:0]. On the next cycle it drives the required command on C/BE[3:0]\* and the upper 32-bit address on AD[31:0].

erface is configured to 64-bit bus, the master drives on the first cycle the require<br>the upper 32-bit address on AD[63:32]. This is useful when the target is also *c*<br>i.e. In this case, the target starts address decoding o If the PCI interface is configured to 64-bit bus, the master drives on the first cycle the required command on C/ BE[7:4]\* and the upper 32-bit address on AD[63:32]. This is useful when the target is also a 64-bit addressing capable device. In this case, the target starts address decoding on the first cycle, without waiting for the second address cycle.

On a DAC transaction, target address decode time is one cycle longer than in SAC transaction. Thus, the master issues a master abort on a DAC transaction only after five clock cycles, rather than four clocks in the case of SAC.

In the address matches the address matches alecoding only after 2nd cycle (when the whole to stree clock cycles after FRAME<sup>\*</sup> rather than the end necessarily used only for DAC transaction it BAR responds to SAC transactio As a target, GT-64240A responds to DAC transactions if the address matches one of it's 64-bit BARs. In this case, the slave starts address decoding only after 2nd cycle (when the whole 64-bit address is available). This implies that DEVSEL\* asserts three clock cycles after FRAME\* rather than two clocks in the case of SAC transaction.

The PCI slave 64-bit BARs are not necessarily used only for DAC transactions. If the upper 32-bit of the BAR are set to '0', it acts as a 32-bit BAR responds to SAC transactions.

**NOTE:** The PCI specification restricts the PCI masters from issuing DAC transactions if the address is bellow 4Gbyte space.

## **8.16 PCI Parity and Error Support**

The GT-64240A implements all parity features required by the PCI specification. This includes PAR, PERR\*, and SERR\* generation and checking, also PAR64 in case of 64-bit PCI configuration.

It also supports propagation of errors between the different interfaces. For example, a PCI read from SDRAM with ECC error detection may be configured to be driven on the PCI bus with bad PAR indication.

The PCI interface also supports other error conditions indications, such as access violation and illegal PCI bus behavior, see Section 8.6 "PCI Access Protection" on page 162 and Section 8.9 "PCI Target Termination" on [page 167](#page-166-0) for more details.

The PCI parity support is detailed in Section 6. "Address and Data Integrity" on page 133.

## **8.17 Configuration Space**

The PCI slave supports Type 00 configuration space header as defined in PCI specification. The GT-64240A is a multi-function device and the header is implemented in all eight functions as shown in [Figure 32](#page-174-0) and [Figure 33](#page-175-0). The configuration space is accessible from the CPU or PCI buses.



If IDSEL\* is active and it is a type 0 configuration transaction, the slave responds to configuration read/write. Many of functions 1-7 registers are aliased to function 0 registers. For example, access to Vendor ID register in function 1 actually accesses Vendor ID register of function 0.

The GT-64240A acts as multi function device regardless of multi-function bit setting (bit[7] in Header Type) - it responds to configuration access to any of the eight functions.

Each of the two PCI interfaces implements the configuration header. Each PCI can also access the other PCIís configuration space, but with offset increment of 0x80. For example, the PCI\_0 Vendor ID is accessed at offset 0x0 from PCI 0, but at offset 0x80 from PCI 1 bus. Or, the PCI 1 Vendor ID is accessed at offset 0x0 from PCI 1, but at offset 0x80 from PCI 0 bus. This is especially required for PC environment where BIOS expects to see the Base Address Registers at specific offsets.

**NOTE:** Although the GT-64240A supports P2P transactions, it does not contain the required P2P device configuration header and is not P2P spec compliant.

#### **8.17.1 Plug and Play Base Address registers Sizing**

ess Registers at specific offsets.<br>
the GT-64240A supports P2P transactions, it does not contain the required P2<br>
eader and is not P2P spec compliant.<br> **And Play Base Address registers Sizing**<br>
to the plug and play configu Systems adhering to the plug and play configuration standard determine the size of a base address register's decode range by first writing 0xFFFF.FFFF to the BAR, then reading back the value contained in the BAR. Any bits that were unchanged (i.e. read back a zero) indicate that they cannot be set and are not part of the address comparison. With this information the size of the decode region can be determined.

FF.FFFF to the BAR, then reading back the valuable a zero) indicate that they cannot be set an the size of the decode region can be determined sizing requests based on the values programme never a BAR is being read, the re The GT-64240A responds to BAR sizing requests based on the values programmed into the Bank Size Registers (see [Table 294 on page 237](#page-236-0)). Whenever a BAR is being read, the returned data is the BAR's value masked by it's corresponding size register. For example, if SCS[0] BAR is programed to 0x3FF0.0000 and SCS[0] Size register is programed to 0x03FF.FFFF, the PCI read of SCS[0] BAR will result in data of 0x3C00.0000.

The Size registers can be loaded automatically after RESET as part of the GT-64240A serial ROM initialization, see Section 24. "Reset Configuration" on page 522 for more details.



#### <span id="page-174-0"></span>**Figure 32: PCI Configuration Space Header**

#### Function 0 Header





Function 1 Header

#### Function 2 Header **Function 3 Header**





Reserved Read Only 0

Aliased to function 0 register



#### <span id="page-175-0"></span>**Figure 33: PCI Configuration Space Header<sup>1</sup>**

#### Function 4 Header **Function 5 Header**



#### Function 6 Header **Function 7 Header**



#### SCS[2] 64-bit BAR SCS[3] 64-bit BAR Reserved Reserved<br>Reserved Reserved Reserved 34h Reserved 00h 04h 08h 0Ch 10h 14h 18h 1Ch  $20h$ 24h 28h 2Ch 30h 38h 3Ch P2P Mem1 64-bit BAR



Reserved Read Only 0

Aliased to function 0 register

1. Function 7 CPU 64-bit BAR is a Reserved register

Page 176 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Composition Copyright © 2001 Marvell



## **8.18 1PCI Special Features**

The GT-64240A supports the following special PCI features:

- Built In Self Test (BIST)
- Vital Product Data (VPD)
- Message Signaled Interrupt (MSI)
- Power Management
- Compact PCI Hot Swap

The VPD, MSI, PMG, and HotSwap features are configured through Capability List, as shown in [Figure 34](#page-177-0).

**MARY COMPANY CONFIDENCE DO NOTERFROOTER** 

<sup>1.</sup> Function 7 CPU 64-bit BAR is a Reserved register



#### <span id="page-177-0"></span>Figure 34: GT-64240A Capability List



#### **8.18.1 Power Management**

The GT-64240A implements the required configuration registers defined by the PCI specification for supporting system Power Management as well as PME\* pin. The registers are implemented on both PCI\_0 and PCI\_1 interfaces. This implementation is fully compliant with the specification.

**NOTE:** For full details on system Power Management implementation, see the PCI specification.

The Power Management capability structure consists of the following fields:

- Capability structure ID. The ID of PMG capability is  $0x1$ .
- Pointer to next capability structure.

August 29, 2001 **Confidential** Copyright © 2001 Marvell Page 178 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A



- Power Management Capability.
- Power Management Status and Control.

The Power Management registers are accessible from the CPU or PCI. Whenever PCI 0 or PCI 1 updates the PCI Power Management Control and Status register's Power State bits [1:0] (see [Table 305 on page 242\)](#page-241-0), the PCI Interrupt Cause register's PM interrupt bit is set and an interrupt to the CPU or PCI is generated, if not masked by interrupt mask registers.

PME\* is an open drain output. When the CPU sets PME\_Status bit to '1' in the PMCSR register, the GT-64240A asserts PME\*. It keeps asserting PME\* as long as the bit is set, and the PME\_En bit is set to '1' in the PMCSR register. The PCI clears the PME\_Status by writing '1', causing the deassertion of PME\*.

PCI clears the PME\_Status by writing '1', causing the deassertion of PME\*.<br>
Ind PME1\* pins are multiplexed on the GT-64240A MPP pins. If PME\* support<br>
MPP pins to the appropriate configuration. See Section 19. "Pins Mallip The PME0\* and PME1\* pins are multiplexed on the GT-64240A MPP pins. If PME\* support is required, first program the MPP pins to the appropriate configuration. See Section 19. "Pins Multiplexing" on page 480 for details.

**NOTE:** The GT-64240A does not support it's own power down. It only supports a software capability to power down the CPU or other on board devices.

#### **8.18.2 Vital Product Data (VPD)**

**Data (VPD)**<br>
rely identifies hardware elements of a system. V<br>
erial number or any other information.<br>
a method of accessing VPD. The GT-64240A<br>
letails on the VPD's structure, see the PCI speci<br>
re consists of the follow VPD is information that uniquely identifies hardware elements of a system. VPD provides the system with information such as part number, serial number or any other information.

The PCI specification defines a method of accessing VPD. The GT-64240A VPD implementation is fully compliant with the spec. For full details on the VPD's structure, see the PCI specification.

The VPD's capability structure consists of the following fields:

- Capability structure ID. The ID of VPD capability is 0x3.
- Pointer to next capability structure.
- ï VPD Address. The 15-bit address of the accessed VPD structure.
- Flag. Used to indicate data transfer between VPD Data register and memory.
- VPD Data. The 32-bit VPD data written to memory or read from memory.

The GT-64240A supports a VPD located in CS[3]\* or BootCS\* Device. PCI access to this VPD results in access to CS[3] or BootCS<sup>\*</sup>, depending on the PCI Address Decode Control register's VPDDev bit setting (see [Table 232 on page 205](#page-204-0)). Although the PCI specification defines the address to be accessed, as the VPD Address field in the VPD capability list item (15-bit address), the  $GT-64240A$  supports remapping of the 17 high bits by setting the PCI Address Decode Control register's VPDHighAddr field to the required address.

For PCI VPD write, the PCI write VPD data first, then writes the VPD address with Flag bit set to '1'. As a response, the slave writes the VPD data to the VPD device (CS[3] or BootCS) to the required address and clears the Flag bit as soon as the write is done.

For a PCI VPD read, the PCI writes VPD address with the Flag bit set to  $0^\circ$ . As response, the slave reads the VPD device from the required address, places the data in the VPD data field, and sets the Flag bit to '1'. The VPD read is treated as a non-prefetched nor delayed read transaction.



### **8.18.3 Message Signaled Interrupt (MSI)**

The MSI feature enables a device to request an interrupt service without using interrupts. The device requests a service by writing a system specified message to a system specified address. The system software initializes the message destination and message during device configuration. The GT-64240A MSI implementation is fully compliant with the PCI specification. It supports a single interrupt message.

The MSI capability structure consists of the following fields:

- Capability structure ID. The ID of MSI capability is  $0x5$ .
- Pointer to next capability structure.
- Message Control.
- Message Address. 32-bit message low address.
- Message Upper Address. 32-bit message high address (in case 64-bit addressing is supported)
- Message data. 15-bit of message data.

Message Control word consists of the following fields:

- $\cdot$  bit[0] MSI Enable. If set to 1, MSI is enabled, and the GT-64240A drives interrupt messages rather than asserting the PCI INT\* pin
- $bits[3:1]$  Multiple Message Capable. Defines the number of DIFFERENT MSI messages the GT $-$ 64240A can drive.
- bits[6:4] Multiple Message Enable. Defines the number of DIFFERENT MSI messages the system allocates for the GT-64240A.
- bit[7] 64-bit address capable. Enables 64-bit addressing messages.

Control.<br>
Address. 32-bit message low address.<br>
Upper Address. 32-bit message high address (in case 64-bit addressing is supp<br>
data. 15-bit of message data.<br>
Mord consists of the following fields:<br>
ISI Enable. If set to 1, T\* pin<br>age Capable. Defines the number of DIFFEREN<br>age Enable. Defines the number of DIFFEREN<br>40A.<br>able. Enables 64-bit addressing messages.<br>ASI enable bit), GT-64240A will no longer asse<br>a memory write transaction on the As soon as PCI enables MSI (set MSI enable bit), GT-64240A will no longer assert interrupts on the PCI bus. Instead, the PCI master will drive a memory write transaction on the PCI bus, with address as specified in Message Address field and data as specified in the Message Data field.

If the Message Upper Address field is set to  $\mathcal{O}'$ , the master drives a DWORD write, else it drives a DAC DWORD write.

Unlike the PCI INT<sup>\*</sup>, a level sensitive interrupt that is active as long as there are active non-masked interrupts bits set, MSI is an edge like interrupt. However, to prevent the PCI interrupt handler from missing any new interrupt events, the GT-64240A continues to drive new MSI messages while pending, non-masked interrupts exist.

The MSI Timeout register defines the time gap (TClk cycles) between sequential MSI requests. A timer starts counting with each new MSI request. If it reaches '0' and there is still a pending non-masked interrupt, a new MSI request is triggered. If the PCI interrupt handler clears one of the Interrupt Cause register bits and there is still a pending interrupt, the GT-64240A immediately issues a new MSI without waiting for the timeout to expire.

Setting the MSI Timeout register to '0' disables the timer functionality (as if it was programed to infinity). In this case, the PCI interrupt handler must confirm that there are no interrupt event is missed.

**NOTE:** When programing the MSI Timeout register to a small value, the PCI master transaction queue is repeatedly filled with MSI requests. This prevents CPU or DMA access to the PCI until the PCI interrupt handler clears the interrupt cause bit(s).


# **8.18.4 Hot Swap**

The GT-64240A is CompactPCI Hot-Swap ready compliant. It implements the required configuration registers defined by CompactPCI Hot-Swap specification as well as three required pins.

**NOTE:** CompactPCI Hot-Swap is supported only on the PCI 0 interface.

The ComactPCI Hot Swap capability structure consists of the following fields:

- Capability structure ID. The ID of HS capability is 0x6.
- Pointer to next capability structure.
- Hot Swap Status and Control.

Hot Swap Status and Control register (HS\_CSR) is accessible from both CPU and PCI. This register bits give status of board insertion/extraction as defined in the spec. HS\_CSR bits are:

- EIM ENUM\* Interrupt Mask. If set to '1', the GT-64240A won't assert ENUM\* interrupt.
- $\cdot$  LOO LED On/Off. If set to '1' LED is on.
- REM Removal. Indicates board is about to be extracted.
- INS Insertion. Indicates board has been inserted.

The GT-64240A supports four Hot-Swap ready required pins:

- Swap Status and Control.<br>
tus and Control register (HS\_CSR) is accessible from both CPU and PCI. This<br>
dinsertion/extraction as defined in the spec. HS\_CSR bits are:<br>
 ENUM\* Interrupt Mask. If set to '1', the GT-64240A wo r Hot-Swap ready required pins:<br> **PONOTE ACTE EXECUTE:**<br> **PONOTE ACTE ACTS:**<br> **PONOTE ACTS:**<br> **DOM** NOTE:<br> **PONOTE ACTS:**<br> **PONOTE ACTS:**<br> **PONOTE ACTS:**<br> **PONOTE ACTS:**<br> **PONOTE:**<br> **PONOTE:**<br> **PONOTE:**<br> **PONOTE:**<br> **PONOTE**  $\bullet$  HS - Handle Switch input pin. Indicates insertion or extraction of board. A '0' value indicates the handle is open.
- LED LED control output pin. A '1' value turns the on board LED on.
- ENUM<sup>\*</sup> open drain output. Asserted upon board insertion or extraction (if not masked by EIM bit).
- ï 64EN\* PCI 64-bit enable input. Replaces the REQ64\* sample on reset deassertion.

**NOTE:** If not using the GT-64240A in a hot-swap board, the REQ64 $*$  pin must be connected to 64EN $*$ .

Board extraction consists of the following steps:

- 1. The operator opens board ejector handle. As a result, HS goes LOW, indicating board is about to be extracted.
- 2. As a result, the REM bit is set and the ENUM\* pin is asserted, if not masked by EIM bit.
- 3. The System Hot Swap software detects ENUM\* assertion. Checks the REM bits in all Hot-Swappable boards. Identifies the board about to be extracted and clears the REM bit (by writing a '1' value).
- 4. The GT-64240A acknowledges the system software by stop asserting the ENUM\* pin.
- 5. The Hot Swap software might re-configure the rest of the boards, and when ready, it sets the LOO bit, indicating board is allowed to be removed.
- 6. As a result, GT-64240A drive LED pin to  $\degree$ 1', the on board LED is turned on indicating that the operator may remove the board.

Board insertion consists of the following steps:

- 1. Board is inserted. It is powered from Early Power and it's reset is asserted from Local PCI Rst\*. The on board LED is turned on by hardware (not as a result of LOO bit state).
- 2. Local PCI Rst\* is deasserted, causing LED to turn off, indicating that the operator may lock the ejector handle.
- 3. The operator locks the handle. As a result, HS goes HIGH, indicating board is inserted and locked.
- 4. As a result, INS bit is set and ENUM\* is asserted, notifying Hot-Swap software that a board has been



inserted.

- 5. System Hot Swap software detects ENUM\* assertion, checks INS bits in all Hot-Swappable boards, identifies the inserted board and clears INS bit (by writing a value of 1).
- 6. GT-64240A acknowledges system software by stop asserting ENUM $*$  pin. Now software may re-configure all the boards.
- **NOTE:** For full details on Hot-Swap process and board requirements, see the CompactPCI Hot-Swap specification.

mon the bus. For this reason, the 64EN\* signal is provided. The GT-64240A sample of the susting that the GT-64240A supports the following hot swap device requirements:<br>C-64240A supports the following hot swap device requir To support HotSwap Ready requirements, the GT-64240A implements a 64EN\* input pin. When hot inserting a board, REQ64\* cannot be sampled with local reset deassertion in order to identify 64-bit PCI bus, since REQ64\* is an active signal on the bus. For this reason, the  $64EN*$  signal is provided. The  $GT-64240A$  samples this pin rather than the REQ64\* on reset deassertion (local reset) to determine whether it works in a 64-bit PCI environment.

In addition, the  $GT-64240A$  supports the following hot swap device requirements:

- All PCI outputs floats when RST\* is asserted.
- All GT-64240A PCI state machines are kept in their idle state while RST\* is asserted.
- POI transaction, the PCI interface stays in it's identify the PCI interface stays in it's identify SCI transaction, the PCI interface stays in it's setup that of the 1V precharge voltage during insertion.<br>In the 1V prechar The GT-64240A PCI interface maintains it's idle state until PCI bus is in an IDLE state. If reset is deasserted in the middle of a PCI transaction, the PCI interface stays in it's idle state until the PCI bus is back in idle.
- The GT-64240A has no assumptions on clock behavior prior to it's setup to the rising edge of RST#.
- The GT-64240A is tolerant of the 1V precharge voltage during insertion.
- The GT-64240A can be powered from Early Vcc.

# **8.18.5 BIST (Built In Self Test)**

The GT-64240A supports BIST functionality as defined by the PCI specification. It does not run its own self test. Instead, it enables the PCI to trigger CPU software self test.

The BIST Configuration register is located at offset 0xf of function 0 configuration header. It consists of the following fields:

- BIST Capable bit (bit[7]). If BIST is enabled through reset initialization, it is set to '1'. This bit is read only from the PCI.
- Start BIST bit (bit[6]). Set to '1' by the PCI to trigger CPU software self test. Cleared by the CPU upon test finish.
- Bits[5:4] Reserved.
- Completion Code (bits[3:0]). Written by the self test software upon test finish. Any value other than  $0'$ stands for test fail.

Upon PCI triggering of BIST (writing '1' to bit[6]), the CPU interrupt is asserted (if not masked) and the CPU interrupt handler must run the system self test. When the test is completed, the CPU software must clear bit[6] and write the completion code.

The PCI specification requires that BIST is completed in two seconds. It is the BIST software responsibility to meet this requirement. If bit[6] is not cleared by two seconds, the PCI BIOS may treat it as BIST failure.

**NOTE:** The GT-64240A does not runs its own self test. The BIST register implementation is just a software hook for the CPU to run a system self test.



# **8.19 PCI Interface Registers**

The same set of registers are duplicated for both PCI 0 and PCI 1. The only difference is that PCI 0 and PCI 1 registers are located at different offsets.

The PCI 1 interface contains the same set of INTERNAL registers as PCI 0 interface. However, unless specified otherwise, the PCI\_1 registers offsets are PCI\_0 registers offsets + 0x080. For example, the PCI\_0 SCS[0] Size register is located at offset 0xC08. The PCI 1 SCS[0] Size register is located at offset 0xC88.

All PCI CONFIGURATION registers are located at their standard offset in the configuration header, as defined in the PCI spec, when accessed from their corresponding PCI bus. For example, if a master on PCI 0 performs a PCI configuration cycle on PCI's Status and Command Register, the register is located at 0x004. Likewise, if a master on PCI\_1 performs a PCI configuration cycle on PCI\_1's Status and Command Register, the register is located at 0x004.

On the other hand, if a master on PCI 0 performs a PCI configuration cycle on PCI 1's Status and Command Register, the register is located at 0x084. Likewise, if a master on PCI\_1 performs a PCI configuration cycle on PCI's Status and Command Register, the register is located at 0x084.

A CPU access to the GT-64240A's PCI 0 configuration registers is performed via the PCI 0 Configuration Address and PCI\_0 Configuration Data registers (internal registers offset 0xcf8 and 0xcfc respectively). A CPU access to the GT–64240A's PCI 1 configuration registers is performed via the PCI 1 Configuration Address and PCI 1 Configuration Data registers (internal registers offset 0xc78 and 0xc7c respectively).

**NOTE:** A CPU access to GT-64240A PCI 1 configuration registers is not compatible with GT-64120 and GT-64130 devices.



#### **Table 168: PCI Slave Address Decoding Register Map**

# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 183



#### **Table 168: PCI Slave Address Decoding Register Map (Continued)**



Page 184 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Copyright © 2001 Marvell





#### **Table 168: PCI Slave Address Decoding Register Map (Continued)**

# **Table 169: PCI Control Register Map**



Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 185



#### **Table 169: PCI Control Register Map (Continued)**



Page 186 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Copyright © 2001 Marvell



#### **Table 170: PCI Configuration Access Register Map**



#### **Table 171: PCI Error Report Register Map**



# **Table 172: PCI Configuration, Function 0, Register Map**



Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 187

# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001





# **Table 172: PCI Configuration, Function 0, Register Map (Continued)**

August 29, 2001 **Confidential** Copyright © 2001 Marvell





#### **Table 172: PCI Configuration, Function 0, Register Map (Continued)**

# **Table 173: PCI Configuration, Function 1, Register Map**





#### **Table 174: PCI Configuration, Function 2, Register Map**



# **Table 175: PCI Configuration, Function 4, Register Map**



Ē





#### **Table 176: PCI Configuration, Function 5, Register Map**

# **Table 177: PCI Configuration, Function 6, Register Map**



Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 191



#### **Table 177: PCI Configuration, Function 6, Register Map (Continued)**



#### **Table 178: PCI Configuration, Function 7, Register Map**



# **8.19.1 PCI Slave Address Decoding Registers**

# <span id="page-191-0"></span>**Table 179: PCI SCS[0] BAR Size**

- PCI\_0 Offset: 0xc08
	- PCI\_1 Offset: 0xc88





#### <span id="page-192-0"></span>**Table 180: PCI SCS[1]\* BAR Size**

- PCI\_0 Offset: 0xd08
- PCI\_1 Offset: 0xd88



#### <span id="page-192-1"></span>**Table 181: PCI SCS[2]\* BAR Size**

- PCI\_0 Offset: 0xc0c
- PCI\_1 Offset: 0xc8c



### <span id="page-192-2"></span>**Table 182: PCI SCS[3]\* BAR Size**

- PCI\_0 Offset: 0xd0c
- PCI\_1 Offset: 0xd8c



# <span id="page-192-3"></span>**Table 183: PCI CS[0]\* BAR Size**

- PCI\_0 Offset: 0xc10
- PCI\_1 Offset: 0xc90



#### <span id="page-192-4"></span>**Table 184: PCI CS[1]\* BAR Size**

- PCI\_0 Offset: 0xd10
- PCI\_1 Offset: 0xd90



Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 193



### <span id="page-193-0"></span>**Table 185: PCI CS[2]\* BAR Size**

- PCI\_0 Offset: 0xd18
- PCI\_1 Offset: 0xd98



#### <span id="page-193-1"></span>**Table 186: PCI CS[3]\* BAR Size**

- PCI\_0 Offset: 0xc14
- PCI\_1 Offset: 0xc94



# <span id="page-193-2"></span>**Table 187: PCI Boot CS\* BAR Size**

- PCI\_0 Offset: 0xd14
- PCI\_1 Offset: 0xd94



#### <span id="page-193-3"></span>**Table 188: PCI P2P Mem0 BAR Size**

- PCI\_0 Offset: 0xd1c
- PCI\_1 Offset: 0xd9c



#### <span id="page-193-4"></span>**Table 189: PCI P2P Mem1 BAR Size**

- PCI\_0 Offset: 0xd20
- PCI\_1 Offset: 0xda0





#### <span id="page-194-0"></span>**Table 190: PCI P2P I/O BAR Size**

- PCI 0 Offset: 0xd24
- PCI\_1 Offset: 0xda4



#### <span id="page-194-1"></span>**Table 191: PCI DAC SCS[0] BAR Size**

- PCI\_0 Offset: 0xe00
- PCI\_1 Offset: 0xe80



#### <span id="page-194-2"></span>**Table 192: PCI DAC SCS[1] BAR Size**

- PCI 0 Offset: 0xe04
- PCI\_1 Offset: 0xe84



# <span id="page-194-3"></span>**Table 193: PCI DAC SCS[2] BAR Size**

- PCI\_0 Offset: 0xe08
- PCI 1 Offset: 0xe88



#### <span id="page-194-4"></span>**Table 194: PCI DAC SCS[3] BAR Size**

- PCI\_0 Offset: 0xe0c
- PCI\_1 Offset: 0xe8c





### <span id="page-195-0"></span>**Table 195: PCI DAC CS[0]\* BAR Size**

- PCI\_0 Offset: 0xe10
- PCI\_1 Offset: 0xe90



#### <span id="page-195-1"></span>**Table 196: PCI DAC CS[1]\* BAR Size**

- PCI\_0 Offset: 0xe14
- PCI\_1 Offset: 0xe94



# <span id="page-195-2"></span>**Table 197: PCI DAC CS[2]\* BAR Size**

- PCI\_0 Offset: 0xe18
- PCI\_1 Offset: 0xe98



# <span id="page-195-3"></span>**Table 198: PCI DAC CS[3]\* BAR Size**

- PCI\_0 Offset: 0xe1c
- PCI\_1 Offset: 0xe9c



#### <span id="page-195-4"></span>**Table 199: PCI DAC BootCS\* BAR Size**

- PCI\_0 Offset: 0xe20
- PCI\_1 Offset: 0xea0





#### <span id="page-196-0"></span>**Table 200: PCI DAC P2P Mem0 BAR Size**

- PCI 0 Offset: 0xe24
- PCI\_1 Offset: 0xea4



#### <span id="page-196-1"></span>**Table 201: PCI DAC P2P Mem1 BAR Size**

- PCI\_0 Offset: 0xe28
- PCI\_1 Offset: 0xea8



#### <span id="page-196-2"></span>**Table 202: PCI Expansion ROM BAR Size**

- PCI\_0 Offset: 0xd2c
- PCI\_1 Offset: 0xdac



#### <span id="page-196-3"></span>**Table 203: PCI Base Address Registers Enable**

- PCI\_0 Offset: 0xc3c
- PCI\_1 Offset: 0xcbc





# **Table 203: PCI Base Address Registers Enable (Continued)**

- PCI\_0 Offset: 0xc3c
- PCI\_1 Offset: 0xcbc





#### **Table 203: PCI Base Address Registers Enable (Continued)**

- PCI\_0 Offset: 0xc3c
- PCI\_1 Offset: 0xcbc



1. The GT-64240A prevents disabling both memory mapped and I/O mapped BARs (bits 9 and 10 cannot simultaneously be set to 1).



#### <span id="page-199-0"></span>**Table 204: PCI SCS[0]\* Base Address Remap**

- PCI 0 Offset: 0xc48
- PCI\_1 Offset: 0xcc8



# <span id="page-199-1"></span>**Table 205: PCI SCS[1]\* Base Address Remap**

- PCI\_0 Offset: 0xd48
- PCI\_1 Offset: 0xdc8



### <span id="page-199-2"></span>**Table 206: PCI SCS[2]\* Base Address Remap**

- PCI\_0 Offset: 0xc4c
- PCI\_1 Offset: 0xccc



### <span id="page-199-3"></span>**Table 207: PCI SCS[3]\* Base Address Remap**

- PCI\_0 Offset: 0xd4c
- PCI\_1 Offset: 0xdcc



### <span id="page-199-4"></span>**Table 208: PCI CS[0]\* Base Address Remap**

- PCI\_0 Offset: 0xc50
- PCI 1 Offset: 0xcd0



Page 200 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell



#### <span id="page-200-0"></span>**Table 209: PCI CS[1]\* Base Address Remap**

- PCI 0 Offset: 0xd50
- PCI\_1 Offset: 0xdd0



#### <span id="page-200-1"></span>**Table 210: PCI CS[2]\* Base Address Remap**

- PCI\_0 Offset: 0xd58
- PCI 1 Offset: 0xdd8



#### <span id="page-200-2"></span>**Table 211: PCI CS[3]\* Base Address Remap**

- PCI\_0 Offset: 0xc54
- PCI\_1 Offset: 0xcd4



#### <span id="page-200-3"></span>**Table 212: PCI BootCS\* Base Address Remap**

- PCI\_0 Offset: 0xd54
- PCI\_1 Offset: 0xdd4



#### <span id="page-200-4"></span>**Table 213: PCI P2P Mem0 Base Address Remap (Low)**

- PCI\_0 Offset: 0xd5c
- PCI\_1 Offset: 0xddc



Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 201



#### <span id="page-201-0"></span>**Table 214: PCI P2P Mem0 Base Address Remap (High)**

- PCI\_0 Offset: 0xd60
- PCI\_1 Offset: 0xde0



#### <span id="page-201-1"></span>**Table 215: PCI P2P Mem1 Base Address Remap (Low)**

- PCI\_0 Offset: 0xd64
- PCI\_1 Offset: 0xde4



#### <span id="page-201-2"></span>**Table 216: PCI P2P Mem1 Base Address Remap (High)**

- PCI\_0 Offset: 0xd68
- PCI\_1 Offset: 0xde8



#### <span id="page-201-3"></span>**Table 217: PCI P2P I/O Base Address Remap**

- PCI\_0 Offset: 0xd6c
- PCI\_1 Offset: 0xdec



#### <span id="page-201-4"></span>**Table 218: PCI DAC SCS[0]\* Base Address Remap**

- PCI\_0 Offset: 0xf00
- PCI\_1 Offset: 0xf80



#### August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell

Page 202 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A



#### <span id="page-202-0"></span>**Table 219: PCI DAC SCS[1]\* Base Address Remap**

- PCI\_0 Offset: 0xf04
- PCI\_1 Offset: 0xf84



#### <span id="page-202-1"></span>**Table 220: PCI DAC SCS[2]\* Base Address Remap**

- PCI\_0 Offset: 0xf08
- PCI 1 Offset: 0xf88



#### <span id="page-202-2"></span>**Table 221: PCI DAC SCS[3]\* Base Address Remap**

- PCI\_0 Offset: 0xf0c
- PCI\_1 Offset: 0xf8c



#### <span id="page-202-3"></span>**Table 222: PCI DAC CS[0]\* Base Address Remap**

- PCI\_0 Offset: 0xf10
- PCI\_1 Offset: 0xf90



#### <span id="page-202-4"></span>**Table 223: PCI DAC CS[1]\* Base Address Remap**

- PCI\_0 Offset: 0xf14
- PCI\_1 Offset: 0xf94





#### <span id="page-203-0"></span>**Table 224: PCI DAC CS[2]\* Base Address Remap**

- PCI\_0 Offset: 0xf18
- PCI\_1 Offset: 0xf98



#### <span id="page-203-1"></span>**Table 225: PCI DAC CS[3]\* Base Address Remap**

- PCI\_0 Offset: 0xf1c
- PCI 1 Offset: 0xf9c



#### <span id="page-203-2"></span>**Table 226: PCI DAC BootCS\* Base Address Remap**

- PCI\_0 Offset: 0xf20
- PCI\_1 Offset: 0xfa0



#### <span id="page-203-3"></span>**Table 227: PCI DAC P2P Mem0 Base Address Remap (Low)**

- PCI\_0 Offset: 0xf24
- PCI\_1 Offset: 0xfa4



#### <span id="page-203-4"></span>**Table 228: PCI DAC P2P Mem0 Base Address Remap (High)**

- PCI\_0 Offset: 0xf28
- PCI 1 Offset: 0xfa8





#### <span id="page-204-0"></span>**Table 229: PCI DAC P2P Mem1 Base Address Remap (Low)**

- PCI\_0 Offset: 0xf2c
- PCI\_1 Offset: 0xfac



#### <span id="page-204-3"></span>**Table 230: PCI DAC P2P Mem1 Base Address Remap (High)**

- PCI\_0 Offset: 0xf30
- PCI\_1 Offset: 0xfb0



# <span id="page-204-1"></span>**Table 231: PCI Expansion ROM Base Address Remap**

- PCI\_0 Offset: 0xf38
- PCI\_1 Offset: 0xfb8



# <span id="page-204-2"></span>**Table 232: PCI Address Decode Control**

- PCI\_0 Offset: 0xd3c
- PCI\_1 Offset: 0xdbc





#### **Table 232: PCI Address Decode Control (Continued)**

- PCI\_0 Offset: 0xd3c
- PCI\_1 Offset: 0xdbc



# **8.19.2 PCI Control Registers**

#### <span id="page-205-0"></span>**Table 233: PCI Command**

- PCI\_0 Offset: 0xc00
	- PCI\_1 Offset: 0xc80





# **Table 233: PCI Command (Continued)**

- PCI\_0 Offset: 0xc00
- PCI\_1 Offset: 0xc80





# **Table 233: PCI Command (Continued)**

- PCI\_0 Offset: 0xc00
- PCI\_1 Offset: 0xc80





# **Table 233: PCI Command (Continued)**

- PCI\_0 Offset: 0xc00
- PCI\_1 Offset: 0xc80



#### <span id="page-208-0"></span>**Table 234: PCI Mode**

- PCI\_0 Offset: 0xd00
- PCI\_1 Offset: 0xd80



Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 209



# **Table 234: PCI Mode** (Continued)

- PCI\_0 Offset: 0xd00
- PCI\_1 Offset: 0xd80



#### <span id="page-209-0"></span>**Table 235: PCI Timeout and Retry**

- PCI\_0 Offset: 0xc04
- PCI\_1 Offset: 0xc84



Page 210 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Composition Copyright © 2001 Marvell



#### **Table 235: PCI Timeout and Retry** (Continued)

- PCI\_0 Offset: 0xc04
- PCI\_1 Offset: 0xc84



#### <span id="page-210-0"></span>**Table 236: PCI Read Buffer Discard Timer**

- PCI\_0 Offset: 0xd04
- PCI\_1 Offset: 0xd84



#### <span id="page-210-1"></span>**Table 237: PCI MSI Trigger Timer**

- PCI\_0 Offset: 0xc38
- PCI\_1 Offset: 0xcb8





# <span id="page-211-0"></span>**Table 238: PCI Arbiter Control**

- PCI\_0 Offset: 0x1d00
- PCI\_1 Offset: 0x1d80





#### <span id="page-212-0"></span>**Table 239: PCI Interface Crossbar Control (Low)**

- PCI\_0 Offset: 0x1d08
- PCI\_1 Offset: 0x1d88



# <span id="page-212-1"></span>**Table 240: PCI Interface Crossbar Control (High)**

- PCI\_0 Offset: 0x1d0c
- PCI\_1 Offset: 0x1d8c



# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 213



#### **Table 240: PCI Interface Crossbar Control (High) (Continued)**

- PCI\_0 Offset: 0x1d0c
- PCI\_1 Offset: 0x1d8c



#### <span id="page-213-0"></span>**Table 241: PCI Interface Crossbar Timeout**

- PCI\_0 Offset: 0x1d04
- PCI\_1 Offset: 0x1d84

**NOTE:** Reserved for Galileo Technology usage.





# <span id="page-214-0"></span>**Table 242: PCI Read Response Crossbar Control (Low)**

- PCI\_0 Offset: 0x1d18
- PCI\_1 Offset: 0x1d98





#### <span id="page-215-0"></span>**Table 243: PCI Read Response Crossbar Control (High)**

- PCI\_0 Offset: 0x1d1c
- PCI\_1 Offset: 0x1d9c



# <span id="page-215-1"></span>**Table 244: PCI Sync Barrier Virtual Register**

- $\cdot$  PCI\_0 Offset: 0x1d10
- PCI\_1 Offset: 0x1d90



### <span id="page-215-2"></span>**Table 245: PCI P2P Configuration**

- PCI 0 Offset: 0x1d14
- PCI\_1 Offset: 0x1d94



Page 216 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell


#### **Table 246: PCI P2P Swap Control**

- PCI\_0 Offset: 0x1d54
- PCI\_1 Offset: 0x1dd4



## <span id="page-216-0"></span>**Table 247: PCI Access Control Base 0 (Low)**

- PCI\_0 Offset: 0x1e00
- PCI\_1 Offset: 0x1e80





## **Table 247: PCI Access Control Base 0 (Low) (Continued)**

- PCI\_0 Offset: 0x1e00
- PCI\_1 Offset: 0x1e80





#### <span id="page-218-0"></span>**Table 248: PCI Access Control Base 0 (High)**

- PCI\_0 Offset: 0x1e04
- PCI\_1 Offset: 0x1e84



#### <span id="page-218-1"></span>**Table 249: PCI Access Control Top 0**

- PCI\_0 Offset: 0x1e08
- PCI\_1 Offset: 0x1e88



# **Table 250: PCI Access Control Base 1 (Low)**

- PCI\_0 Offset: 0x1e10
- PCI\_1 Offset: 0x1e90



### **Table 251: PCI Access Control Base 1 (High)**

- PCI\_0 Offset: 0x1e14
- PCI\_1 Offset: 0x1e94





#### **Table 252: PCI Access Control Top 1**

- PCI\_0 Offset: 0x1e18
- PCI\_1 Offset: 0x1e98



#### **Table 253: PCI Access Control Base 2 (Low)**

- PCI\_0 Offset: 0x1e20
- PCI\_1 Offset: 0x1ea0



#### **Table 254: PCI Access Control Base 2 (High)**

- PCI\_0 Offset: 0x1e24
- PCI\_1 Offset: 0x1ea4



#### **Table 255: PCI Access Control Top 2**

- PCI\_0 Offset: 0x1e28
	- PCI\_1 Offset: 0x1ea8



#### **Table 256: PCI Access Control Base 3 (Low)**

- PCI\_0 Offset: 0x1e30
- PCI\_1 Offset: 0x1eb0



August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell

Page 220 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A



#### **Table 257: PCI Access Control Base 3 (High)**

- PCI\_0 Offset: 0x1e34
- PCI\_1 Offset: 0x1eb4



#### **Table 258: PCI Access Control Top 3**

- PCI\_0 Offset: 0x1e38
- PCI\_1 Offset: 0x1eb8



#### **Table 259: PCI Access Control Base 4 (Low)**

- PCI\_0 Offset: 0x1e40
- PCI\_1 Offset: 0x1ec0



#### **Table 260: PCI Access Control Base 4 (High)**

- PCI\_0 Offset: 0x1e44
- PCI\_1 Offset: 0x1ec4





#### **Table 261: PCI Access Control Top 4**

- PCI 0 Offset: 0x1e48
- PCI\_1 Offset: 0x1ec8



#### **Table 262: PCI Access Control Base 5 (Low)**

- PCI\_0 Offset: 0x1e50
- PCI\_1 Offset: 0x1ed0



#### **Table 263: PCI Access Control Base 5 (High)**

- PCI\_0 Offset: 0x1e54
- PCI\_1 Offset: 0x1ed0



### **Table 264: PCI Access Control Top 5**

- PCI\_0 Offset: 0x1e58
- PCI\_1 Offset: 0x1ed8





#### **Table 265: PCI Access Control Base 6 (Low)**

- PCI\_0 Offset: 0x1e60
- PCI\_1 Offset: 0x1ee0



#### **Table 266: PCI Access Control Base 6 (High)**

- PCI\_0 Offset: 0x1e64
- PCI 1 Offset: 0x1ee4



#### **Table 267: PCI Access Control Top 6**

- PCI 0 Offset: 0x1e68
- PCI\_1 Offset: 0x1ee8



#### **Table 268: PCI Access Control Base 7 (Low)**

- PCI\_0 Offset: 0x1e70
- PCI\_1 Offset: 0x1ef0





#### **Table 269: PCI Access Control Base 7 (High)**

- PCI\_0 Offset: 0x1e74
- PCI\_1 Offset: 0x1ef4



#### **Table 270: PCI Access Control Top 7**

- PCI\_0 Offset: 0x1e78
- PCI\_1 Offset: 0x1ef8



## **8.19.3 PCI Configuration Access Registers**

#### **Table 271: PCI Configuration Address**

- PCI\_0 Offset: 0xcf8
- PCI\_1 Offset: 0xc78





#### **Table 272: PCI Configuration Data**

- PCI\_0 Offset: 0xcfc
- PCI\_1 Offset: 0xc7c



### **Table 273: PCI Interrupt Acknowledge**

- PCI\_0 Offset: 0xc34
- PCI\_1 Offset: 0xcb4



# **8.19.4 PCI Error Report Registers**

#### **Table 274: PCI SERR\* Mask**

- PCI\_0 Offset: 0xc28
- PCI\_1 Offset: 0xca8
- **NOTE:** The GT-64240A asserts SERR\* only if SERR\* is enabled via the PCI Status and Command register, see [Table 291 on page 234.](#page-233-0)





#### **Table 274: PCI SERR\* Mask** (Continued)

- PCI\_0 Offset: 0xc28
- PCI\_1 Offset: 0xca8
- NOTE: The GT-64240A asserts SERR\* only if SERR\* is enabled via the PCI Status and Command register, see Table 291 on page 234.





#### **Table 275: PCI Error Address (Low)**

- PCI\_0 Offset: 0x1d40
- PCI\_1 Offset: 0x1dc0



#### **Table 276: PCI Error Address (High)**

- PCI\_0 Offset: 0x1d44
- PCI 1 Offset: 0x1dc4
- **NOTE:** Upon data sample, no new data is latched until the PCI Error Low Address register is read. This means that PCI Error Low Address register must be the last register read by the interrupt handler.



#### **Table 277: PCI Error Data (Low)**

- PCI\_0 Offset: 0x1d48
- PCI\_1 Offset: 0x1dc8



#### **Table 278: PCI Error Data (High)**

- PCI 0 Offset: 0x1d4c
- PCI\_1 Offset: 0x1dcc





#### **Table 279: PCI Error Command**

- PCI 0 Offset: 0x1d50
- PCI\_1 Offset: 0x1dd0
- **NOTE:** Upon data sample, no new data is latched until the PCI Error Low Address register is read. This means that PCI Error Low Address register must be the last register read by the interrupt handler.



#### **Table 280: PCI Interrupt Cause 1**,**<sup>2</sup>**

- PCI\_0 Offset: 0x1d58
- PCI\_1 Offset: 0x1dd8



August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell

Page 228 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A



## **Table 280: PCI Interrupt Cause** (Continued)**1**,**<sup>2</sup>**

• PCI 0 Offset: 0x1d58

• PCI 1 Offset: 0x1dd8



PMG PCI Power Management Interrupt 0x0<br>
26 PRST PCI Reset Assert<br>
26 PRST PCI Reset Assert<br>
26 PRST PCI Reset Assert<br>
26 PCI Reset Assert<br>
26 PCI Reset Assert<br>
27 PCI Reset Assert<br>
27 PCI Reset Assert<br>
27 PCI Reset Assert<br>



## **Table 280: PCI Interrupt Cause** (Continued)**1**,**<sup>2</sup>**

- PCI 0 Offset: 0x1d58
- PCI\_1 Offset: 0x1dd8



1. All bits are Clear Only. A cause bit set upon error event occurrence. A write of 0 clears the bit. A write of 1 has no affect.

2. PCI Interrupt bits are organized in four groups: bits[7:0] for address and data parity errors, bits[15:8] for PCI master transaction failure (possible external target problem), bits[23:16] for slave response failure (possible external master problem), and bit[26:24] for external PCI events that require CPU handle.



#### **Table 281: PCI Error Mask**

- PCI\_0 Offset: 0x1d5c
- PCI\_1 Offset: 0x1ddc





## **8.19.5 PCI Slave Debug Registers**

**NOTE:** Reserved for Galileo Technology usage.

#### **Table 282: X0 Address**

• PCI Offset: 0x1d20



#### **Table 283: X0 Command and ID**

• PCI Offset: 0x1d24



#### **Table 284: Write Data (Low)**

• PCI Offset: 0x1d30



## **Table 285: Write Data (High)**

• PCI Offset: 0x1d34



#### **Table 286: Write Byte Enables**

• PCI Offset: 0x1d60





#### **Table 287: Read Data (Low), Offset: 0x1d38**

• PCI Offset: 0x1d38



#### **Table 288: Read Data (High), Offset: 0x1d3c**

• PCI Offset: 0x1d3c



#### **Table 289: Read ID, Offset: 0x1d64**

• PCI Offset: 0x1d64



## **8.19.6 Function 0 Configuration Registers**

#### **Table 290: PCI Device and Vendor ID**

- PCI\_0 Offset from CPU or PCI\_0: 0x00
- PCI\_0 Offset from PCI\_1: 0x80
- PCI\_1 Offset from CPU or PCI\_0: 0x80
- PCI\_1 Offset from PCI\_1: 0x00





#### <span id="page-233-0"></span>**Table 291: PCI Status and Command**

- PCI\_0 Offset from CPU or PCI\_0: 0x04
- PCI\_0 Offset from PCI\_1: 0x84
- PCI\_1Offset from CPU or PCI\_0: 0x84
- PCI\_1 Offset from PCI\_1: 0x04





## **Table 291: PCI Status and Command (Continued)**

- PCI\_0 Offset from CPU or PCI\_0: 0x04
- PCI\_0 Offset from PCI\_1: 0x84
- PCI\_1Offset from CPU or PCI\_0: 0x84
- PCI\_1 Offset from PCI\_1: 0x04





#### **Table 291: PCI Status and Command (Continued)**

- PCI\_0 Offset from CPU or PCI\_0: 0x04
- PCI\_0 Offset from PCI\_1: 0x84
- PCI\_1Offset from CPU or PCI\_0: 0x84
- PCI\_1 Offset from PCI\_1: 0x04



#### **Table 292: PCI Class Code and Revision ID**

- PCI\_0 Offset from CPU or PCI\_0: 0x08
- PCI\_0 Offset from PCI\_1: 0x88
- PCI\_1 Offset from CPU or PCI\_0: 0x08
- PCI\_1 Offset from PCI\_1: 0x88



#### **Table 293: PCI BIST, Header Type, Latency Timer, and Cache Line**

- PCI\_0 Offset from CPU or PCI\_0: 0x0c
- PCI\_0 Offset from PCI\_1: 0x8c
- PCI\_1 Offset from CPU or PCI\_0: 0x8c
- PCI\_1 Offset from PCI\_1: 0x0c





#### **Table 293: PCI BIST, Header Type, Latency Timer, and Cache Line** (Continued)

- PCI\_0 Offset from CPU or PCI\_0: 0x0c
- PCI\_0 Offset from PCI\_1: 0x8c
- PCI\_1 Offset from CPU or PCI\_0: 0x8c
- PCI\_1 Offset from PCI\_1: 0x0c



#### <span id="page-236-0"></span>**Table 294: PCI SCS[0]\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x10
- PCI\_0 Offset from PCI\_1: 0x90
- PCI\_1 Offset from CPU or PCI\_0: 0x90
- PCI\_1 Offset from PCI\_1: 0x10





#### **Table 295: PCI SCS[1]\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x14
- PCI\_0 Offset from PCI\_1: 0x94
- PCI\_1 Offset from CPU or PCI\_0: 0x94
- PCI\_1 Offset from PCI\_1: 0x10



#### **Table 296: PCI SCS[2]\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x18
- PCI\_0 Offset from PCI\_1: 0x98
- PCI\_1 Offset from CPU or PCI\_0: 0x98
- PCI\_1 Offset from PCI\_1: 0x18



#### **Table 297: PCI SCS[3]\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x1c
- PCI\_0 Offset from PCI\_1: 0x9c
- PCI\_1 Offset from CPU or PCI\_0: 0x9c
- PCI\_1 Offset from PCI\_1: 0x1c



#### **Table 298: PCI Internal Registers Memory Mapped Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x20
- PCI 0 Offset from PCI 1: 0xa0
- PCI\_1 Offset from CPU or PCI\_0: 0xa0
- PCI\_1 Offset from PCI\_1: 0x20



Page 238 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell



#### **Table 298: PCI Internal Registers Memory Mapped Base Address (Continued)**

- PCI\_0 Offset from CPU or PCI\_0: 0x20
- PCI\_0 Offset from PCI\_1: 0xa0
- PCI\_1 Offset from CPU or PCI\_0: 0xa0
- PCI\_1 Offset from PCI\_1: 0x20



# **Table 299: PCI Internal Registers I/O Mapped Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x24
- PCI\_0 Offset from PCI\_1: 0xa4
- PCI\_1 Offset from CPU or PCI\_0: 0xa4
- PCI\_1 Offset from PCI\_1: 0x24



#### **Table 300: PCI Subsystem Device and Vendor ID**

- PCI\_0 Offset from CPU or PCI\_0: 0x2c
- PCI\_0 Offset from PCI\_1: 0xac
- PCI\_1 Offset from CPU or PCI\_0: 0xac
- PCI\_1 Offset from PCI\_1: 0x2c



Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 239



#### **Table 300: PCI Subsystem Device and Vendor ID**

- PCI\_0 Offset from CPU or PCI\_0: 0x2c
- PCI\_0 Offset from PCI\_1: 0xac
- PCI\_1 Offset from CPU or PCI\_0: 0xac
- PCI\_1 Offset from PCI\_1: 0x2c



#### **Table 301: PCI Expansion ROM Base Address Register**

- PCI\_0 Offset from CPU or PCI\_0: 0x30
- PCI\_0 Offset from PCI\_1: 0xb0
- PCI\_1 Offset from CPU or PCI\_0: 0xb0
- PCI\_1 Offset from PCI\_1: 0x30



#### **Table 302: PCI Capability List Pointer Register**

- PCI\_0 Offset from CPU or PCI\_0: 0x34
- PCI\_0 Offset from PCI\_1: 0xb4
- PCI\_1 Offset from CPU or PCI\_0: 0xb4
- PCI\_1 Offset from PCI\_1: 0x34





#### **Table 303: PCI Interrupt Pin and Line**

- PCI\_0 Offset from CPU or PCI\_0: 0x3c
- PCI\_0 Offset from PCI\_1: 0xbc
- PCI\_1 Offset from CPU or PCI\_0: 0xbc
- PCI\_1 Offset from PCI\_1: 0x3c



#### **Table 304: PCI Power Management Capability**

- PCI\_0 Offset from CPU or PCI\_0: 0x40
- PCI\_0 Offset from PCI\_1: 0xc0
- PCI\_1 Offset from CPU or PCI\_0: 0xc0 ₹
- PCI\_1 Offset from PCI\_1: 0x40





#### **Table 304: PCI Power Management Capability (Continued)**

- PCI\_0 Offset from CPU or PCI\_0: 0x40
- PCI\_0 Offset from PCI\_1: 0xc0
- PCI\_1 Offset from CPU or PCI\_0: 0xc0
- PCI\_1 Offset from PCI\_1: 0x40



### **Table 305: PCI Power Management Control and Status Register**

- PCI\_0 Offset from CPU or PCI\_0: 0x44
- PCI\_0 Offset from PCI\_1: 0xc4
- PCI\_1 Offset from CPU or PCI\_0: 0xc4
- PCI\_1 Offset from PCI\_1: 0x44





#### **Table 305: PCI Power Management Control and Status Register (Continued)**

- PCI\_0 Offset from CPU or PCI\_0: 0x44
- PCI\_0 Offset from PCI\_1: 0xc4
- PCI\_1 Offset from CPU or PCI\_0: 0xc4
- PCI\_1 Offset from PCI\_1: 0x44



#### **Table 306: PCI VPD Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x48
- PCI\_0 Offset from PCI\_1: 0xc8
- PCI\_1 Offset from CPU or PCI\_0: 0xc8
- PCI\_1 Offset from PCI\_1: 0x48





#### **Table 307: PCI VPD Data**

- PCI\_0 Offset from CPU or PCI\_0: 0x4c
- PCI\_0 Offset from PCI\_1: 0xcc
- PCI\_1 Offset from CPU or PCI\_0: 0xcc
- PCI\_1 Offset from PCI\_1: 0x4c



#### **Table 308: PCI MSI Message Control**

- PCI\_0 Offset from CPU or PCI\_0: 0x50
- PCI\_0 Offset from PCI\_1: 0xd0
- PCI\_1 Offset from CPU or PCI\_0: 0xd0
- PCI\_1 Offset from PCI\_1: 0x50





#### **Table 309: PCI MSI Message Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x54
- PCI\_0 Offset from PCI\_1: 0xd4
- PCI\_1 Offset from CPU or PCI\_0: 0xd4
- PCI\_1 Offset from PCI\_1: 0x54



#### **Table 310: PCI MSI Message Upper Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x58
- PCI\_0 Offset from PCI\_1: 0xd8
- PCI\_1 Offset from CPU or PCI\_0: 0xd8
- PCI\_1 Offset from PCI\_1: 0x58



#### **Table 311: PCI MSI Data Control**

- PCI\_0 Offset from CPU or PCI\_0: 0x5c
- PCI\_0 Offset from PCI\_1: 0xdc
- PCI\_1 Offset from CPU or PCI\_0: 0xdc
- PCI\_1 Offset from PCI\_1: 0x5c





#### **Table 312: PCI CompactPCI HotSwap Capability**

- PCI\_0 Offset from CPU or PCI\_0: 0x60
- PCI\_0 Offset from PCI\_1: 0xe0
- PCI\_1 Offset from CPU or PCI\_0: 0xe0
- PCI\_1 Offset from PCI\_1: 0x60

**NOTE:** CompactPCI Hot Swap is only supported on the PCI\_0 interface.



## **8.19.7 Function 1 Configuration Registers**

#### **Table 313: PCI CS[0]\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x10
- PCI\_1 Offset from PCI\_1: 0x90
- PCI\_0 Offset from CPU or PCI\_0: 0x90
- PCI\_1 Offset from PCI\_1: 0x10



August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell



#### **Table 314: PCI CS[1]\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x14
- PCI\_1 Offset from PCI\_1: 0x94
- PCI\_0 Offset from CPU or PCI\_0: 0x94
- PCI\_1 Offset from PCI\_1: 0x14



#### **Table 315: PCI CS[2]\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x18
- PCI\_1 Offset from PCI\_1: 0x98
- PCI\_0 Offset from CPU or PCI\_0: 0x98
- PCI\_1 Offset from PCI\_1: 0x18



#### **Table 316: PCI CS[3]\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x1c
- PCI\_1 Offset from PCI\_1: 0x9c
- PCI\_0 Offset from CPU or PCI\_0: 0x9c
- PCI\_1 Offset from PCI\_1: 0x1c



#### **Table 317: PCI Boot CS\* Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x20
- PCI 1 Offset from PCI 1: 0xa0
- PCI\_0 Offset from CPU or PCI\_0: 0xa0
- PCI\_1 Offset from PCI\_1: 0x20



#### Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 247



## **8.19.8 Function 2 Configuration Registers**

#### **Table 318: PCI P2P Mem0 Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x10
- PCI\_1 Offset from PCI\_1: 0x90
- PCI\_0 Offset from CPU or PCI\_0: 0x90
- PCI\_1 Offset from PCI\_1: 0x10



#### **Table 319: PCI P2P Mem1 Base Address**

- PCI\_0 Offset from CPU or PCI 0: 0x14
- PCI\_1 Offset from PCI\_1: 0x94
- PCI\_0 Offset from CPU or PCI\_0: 0x94
- PCI\_1 Offset from PCI\_1: 0x14



#### **Table 320: PCI P2P I/O Base Address**

- PCI\_0 Offset from CPU or PCI\_0: 0x18
- PCI\_1 Offset from PCI\_1: 0x98
- PCI\_0 Offset from CPU or PCI\_0: 0x98
- PCI\_1 Offset from PCI\_1: 0x18





## **8.19.9 Function 4 Configuration Registers**

#### **Table 321: PCI DAC SCS[0]\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x10
- PCI\_1 Offset from PCI\_1: 0x90
- PCI\_0 Offset from CPU or PCI\_0: 0x90
- PCI\_1 Offset from PCI\_1: 0x10



#### **Table 322: PCI DAC SCS[0]\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x14
- PCI\_1 Offset from PCI\_1: 0x94
- PCI\_0 Offset from CPU or PCI\_0: 0x94
- PCI\_1 Offset from PCI\_1: 0x14



### **Table 323: PCI DAC SCS[1]\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x18
- PCI\_1 Offset from PCI\_1: 0x98
- PCI\_0 Offset from CPU or PCI\_0: 0x98
- PCI\_1 Offset from PCI\_1: 0x18





#### **Table 324: PCI DAC SCS[1]\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x1c
- PCI\_1 Offset from PCI\_1: 0x9c
- PCI\_0 Offset from CPU or PCI\_0: 0x9c
- PCI\_1 Offset from PCI\_1: 0x1c



#### **Table 325: PCI DAC P2P Mem0 Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x20
- PCI\_1 Offset from PCI\_1: 0xa0
- PCI\_0 Offset from CPU or PCI\_0: 0xa0
- PCI\_1 Offset from PCI\_1: 0x20



#### **Table 326: PCI DAC P2P Mem0 Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x24
- PCI\_1 Offset from PCI\_1: 0xa4
- PCI\_0 Offset from CPU or PCI\_0: 0xa4
- PCI\_1 Offset from PCI\_1: 0x24





## **8.19.10 Function 5 Configuration Registers**

#### **Table 327: PCI DAC SCS[2]\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x10
- PCI\_1 Offset from PCI\_1: 0x90
- PCI\_0 Offset from CPU or PCI\_0: 0x90
- PCI\_1 Offset from PCI\_1: 0x10



#### **Table 328: PCI DAC SCS[2]\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x14
- PCI\_1 Offset from PCI\_1: 0x94
- PCI\_0 Offset from CPU or PCI\_0: 0x94
- PCI\_1 Offset from PCI\_1: 0x14



#### **Table 329: PCI DAC SCS[3]\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x18
- PCI\_1 Offset from PCI\_1: 0x98
- PCI\_0 Offset from CPU or PCI\_0: 0x98
- PCI\_1 Offset from PCI\_1: 0x18





#### **Table 330: PCI DAC SCS[3]\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x1c
- PCI\_1 Offset from PCI\_1: 0x9c
- PCI\_0 Offset from CPU or PCI\_0: 0x9c
- PCI\_1 Offset from PCI\_1: 0x1c



#### **Table 331: PCI DAC P2P Mem1 Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x20
	- PCI\_1 Offset from PCI\_1: 0xa0
	- PCI\_0 Offset from CPU or PCI\_0: 0xa0
- PCI\_1 Offset from PCI\_1: 0x20



#### **Table 332: PCI DAC P2P Mem1 Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x24
- PCI\_1 Offset from PCI\_1: 0xa4
- PCI\_0 Offset from CPU or PCI\_0: 0xa4
- PCI\_1 Offset from PCI\_1: 0x24




#### **8.19.11 Function 6 Configuration Registers**

#### **Table 333: PCI DAC CS[0]\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x10
- PCI\_1 Offset from PCI\_1: 0x90
- PCI\_0 Offset from CPU or PCI\_0: 0x90
- PCI\_1 Offset from PCI\_1: 0x10



#### **Table 334: PCI DAC CS[0]\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x14
- PCI\_1 Offset from PCI\_1: 0x94
- PCI\_0 Offset from CPU or PCI\_0: 0x94
- PCI\_1 Offset from PCI\_1: 0x14



#### **Table 335: PCI DAC CS[1]\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x18
- PCI\_1 Offset from PCI\_1: 0x98
- PCI\_0 Offset from CPU or PCI\_0: 0x98
- PCI\_1 Offset from PCI\_1: 0x18





#### **Table 336: PCI DAC CS[1]\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x1c
- PCI\_1 Offset from PCI\_1: 0x9c
- PCI\_0 Offset from CPU or PCI\_0: 0x9c
- PCI\_1 Offset from PCI\_1: 0x1c



#### **Table 337: PCI DAC CS[2]\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x20
- PCI\_1 Offset from PCI\_1: 0xa0
- PCI\_0 Offset from CPU or PCI\_0: 0xa0
- PCI\_1 Offset from PCI\_1: 0x20



#### **Table 338: PCI DAC CS[2]\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x24
- PCI\_1 Offset from PCI\_1: 0xa4
- PCI\_0 Offset from CPU or PCI\_0: 0xa4
- PCI\_1 Offset from PCI\_1: 0x24





#### **8.19.12 Function 7 Configuration Registers**

#### **Table 339: PCI DAC CS[3]\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x10
- PCI\_1 Offset from PCI\_1: 0x90
- PCI\_0 Offset from CPU or PCI\_0: 0x10
- PCI\_1 Offset from PCI\_1: 0x90



#### **Table 340: PCI DAC CS[3]\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x14
- PCI\_1 Offset from PCI\_1: 0x94
- PCI\_0 Offset from CPU or PCI\_0: 0x94
- PCI\_1 Offset from PCI\_1: 0x14



#### **Table 341: PCI DAC BootCS\* Base Address (Low)**

- PCI\_0 Offset from CPU or PCI\_0: 0x18
- PCI\_1 Offset from PCI\_1: 0x98
- PCI\_0 Offset from CPU or PCI\_0: 0x98
- PCI\_1 Offset from PCI\_1: 0x18





#### **Table 342: PCI DAC BootCS\* Base Address (High)**

- PCI\_0 Offset from CPU or PCI\_0: 0x1c
- PCI\_1 Offset from PCI\_1: 0x9c
- PCI\_0 Offset from CPU or PCI\_0: 0x9c
- PCI\_1 Offset from PCI\_1: 0x1c



**DO NOTERFROOTER** 



# **9. MESSAGING UNIT**

The GT-64240A messaging unit includes hardware hooks for message transfers between PCI devices and the CPU. This includes all of the registers required for implementing the  $I_2O$  messaging, as defined in the Intelligent  $I/O (I<sub>2</sub>O)$  Standard specification. This Messaging Unit is compatible with that found GT-64120 and GT-64130 devices.

The  $I_2O$  hardware support found in the GT-64240A also provides designers of non-I<sub>2</sub>O embedded systems with important benefits. For example, the circular queue support in the Messaging Unit provides a simple, yet powerful, mechanism for passing queued messages between intelligent agents on a PCI bus. Even the simple message and doorbell registers can improve the efficiency of communication between agents on the PCI.

The I<sub>2</sub>O specification defines a standard mechanism for passing messages between a host processor (a Pentium, for example) and intelligent I/O processors (a networking card based on the GT-64240A and a MIPS processor, for example.) This same message passing mechanism may be used to pass messages between peers in a system.

The GT-64240A Messaging Unit is implemented in both PCI interfaces. It allows for messaging between the CPU and PCI and inter-PCI interfaces messaging.

The GT-64240A Messaging Unit registers are accessible from the PCI through the GT-64240A internal space, as any other internal register. Setting the PCI Address Control register's MsgACC bit to '0' enables access to these registers through the lower 4Kbyte of SCS[0] BAR space.

**NOTE:** If accessing the Messaging Unit registers through SCS[0] BAR space, the PCI Access Control registers must not contain the lowest 4Kbyte of SCS[0] BAR space, see Section 8.8 "PCI Target Operation" on [page 164.](#page-163-0)

registers can improve the emisterity of communication between agents on the iffectation defines a standard mechanism for passing messages between a host pind and intelligent I/O processors (a nettworking card based on the Setting the PCI Address Control register's Msg<br>ver 4Kbyte of SCS[0] BAR space.<br>saging Unit registers through SCS[0] BAR space<br>lowest 4Kbyte of SCS[0] BAR space, see Secti<br>nessaging unit doorbells, interrupt cause, and inf<br> The polarity of the messaging unit doorbells, interrupt cause, and interrupt mask registers bits are determined via the Queue Control register's Polarity bit, see Table 358 on page 271. If set to '0', interrupts are masked by a mask bit set to  $'0'$ , cause bits are cleared by writing  $'0'$ , and doorbell bits toggle by writing  $\gamma$ . If set to  $\gamma$ <sup>1</sup>, interrupts are masked by a mask bit set to  $\gamma$ <sup>1</sup>, cause bits are cleared by writing '1', and doorbell bits toggle by writing '1'.

# **9.1 Message Registers**

The GT-64240A uses the message registers to send and receive short messages over the PCI bus, without transferring data into local memory. When written to, the message registers may cause an interrupt to be generated either to the CPU or to the PCI bus. There are two types of message registers:

- Outbound messages sent by the GT-64240A's local CPU and received by an external PCI agent.
- Inbound messages sent by an external PCI bus agent and received by the GT-64240A's local CPU.

The interrupt status for outbound messages is recorded in the Outbound Interrupt Cause Register.

Interrupt status for inbound messages is recorded in the Inbound Interrupt Cause Register.



#### **9.1.1 Outbound Messages**

There are two Outbound Message Registers (OMRs).

When an OMR is written from the CPU side, a maskable interrupt request is generated in the Outbound Interrupt Status Register (OISR). If this request is unmasked, an interrupt request is issued on the PCI bus. The interrupt is cleared when an external PCI agent writes a value of '1' to the Outbound Message Interrupt bit in the OISR. The interrupt may be masked through the mask bits in the Outbound Interrupt Mask Register.

**NOTE:** An OMR can be written by the CPU or by the other PCI interface. It allows passing messages between CPU and PCI and between the two PCI interfaces.

#### **9.1.2 Inbound Messages**

There are two Inbound Message Registers (IMRs).

**MART MESSAGES**<br>
Sund Message Registers (IMRs).<br>
Sund Message Registers (IMRs).<br>
SEN). If this request is unmasked, an interrupt is issued to the CPU. The interrupt<br>
SEN). If this request is unmasked, an interrupt is issue When an IMR is written from the PCI side, a maskable interrupt request is generated in the Inbound Interrupt Status Register (IISR). If this request is unmasked, an interrupt is issued to the CPU. The interrupt is cleared when the CPU writes a value of '1' to the Inbound Message Interrupt bit in the IISR. The interrupt may be masked through the mask bits in the Inbound Interrupt Mask Register.

E informal merrupt wask kegister.<br>
from PCI bus can be targeted to the CPU or to<br>
e software setting of the interrupt mask register<br>
page 509.<br> **DOS**<br> **POS**<br>
registers to request interrupts on both the PCI as<br>
et by the GT **NOTE:** An inbound message sent from PCI bus can be targeted to the CPU or to the other PCI interface. The destination depends on the software setting of the interrupt mask registers, see Section 21.1.2 "Interrupts Mask Registers" on page 509.

# **9.2 Doorbell Registers**

The GT-64240A uses the doorbell registers to request interrupts on both the PCI and CPU buses. There are two types of doorbell registers:

- Outbound doorbells are set by the GT-64240A's local CPU to request an interrupt service on the PCI bus.
- Inbound doorbells are set by an external PCI agent to request interrupt service from the local CPU.

### **9.2.1 Outbound Doorbells**

The local processor can generate an interrupt request to the PCI bus by setting bits in the Outbound Doorbell Register (ODR). The interrupt may be masked in the OIMR register. However, masking the interrupt does not prevent the corresponding bit from being set in the ODR.

External PCI agents clear the interrupt by setting bits in the ODR (writing a '1').

**NOTE:** The CPU or the other PCI interface can set the ODR bits. This allows for passing interrupt requests not only between CPU and PCI, but also between the two PCI interfaces.



#### **9.2.2 Inbound Doorbells**

The PCI bus can generate an interrupt request to the local processor by setting bits in the Inbound Doorbell Register (IDR). The interrupt may be masked in the IIMR register. However, masking the interrupt does not prevent the corresponding bit from being set in the IDR.

The CPU clears the interrupt by setting bits in the IDR (writing a '1').

**NOTE:** The interrupt request triggered from the PCI bus can be targeted to the CPU or to the other PCI interface, depending on software setting of the interrupt mask registers.

## **9.3 Circular Queues**

**NOTE:** Circular queues are only supported with I<sub>2</sub>O ports being accessed in the first 4K of SCS[0] BAR.

**CUIAT QUEUES**<br>
Unar queues are only supported with I<sub>2</sub>O ports being accessed in the first 4K of<br>
queues form the heart of the I<sub>2</sub>O message passing mechanism and are the most<br>
it built into the GT-64240A. There are two i The circular queues form the heart of the  $I_2O$  message passing mechanism and are the most powerful part of the messaging unit built into the GT-64240A. There are two inbound and two outbound circular queues in the Messaging Unit (MU).

**NOTE:** Whenever a reference is made to messages coming to or from the CPU, it also applies to messages coming to or from the other PCI interface.

#### **9.3.1 Inbound Message Queues**

The two inbound message queues are:

- Inbound Post
	- Messages from other PCI agents that the CPU must process.
- Example to messages coming to or from the CF<br> **EXAMPLE EXAMPLE EXAMPLE SAGE CONCERNS SAGE QUELLES**<br>
PCI agents that the CPU must process.<br>
PU to other PCI agent in response to an incomingues allow external PCI agents to po Inbound Free Messages from the CPU to other PCI agent in response to an incoming message.

The two inbound message queues allow external PCI agents to post inbound messages to the local CPU in one queue and receive free messages (no longer in use) returning from the local CPU. The process is as follows:

- 1. An external PCI agent posts an inbound message.
- 2. The CPU receives and processes the message.
- 3. When the processing is complete, the CPU places the message back into the inbound free queue so that it may be reused.

#### **9.3.2 Outbound Message Queues**

The two outbound message queues are:

- Outbound Post
	- Messages from the CPU to other PCI agents to process.
- Outbound Free Messages from other PCI agents to the CPU in response to an outgoing message.

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 259



The two outbound queues allow the CPU to post outbound messages for external PCI agents in one queue and receive free messages (no longer in use) returning from other external PCI agents. The process is as follows:

- 1. The CPU posts an outbound message.
- 2. The external PCI agent receives and processes the message.
- 3. When the processing is complete, the external PCI agent places the message back into the outbound free queue so that it may be reused.

### **9.3.3 Circular Queues Data Storage**

e circular queues must be allocated in local memory. It can be placed in any of y<br>pending on the setting of CirQDev bits in Queue Control register. The base add<br>coure Base Address Register (QBAR). Each queue entry is a 32-Data storage for the circular queues must be allocated in local memory. It can be placed in any of SCS[3:0] BARs address ranges, depending on the setting of CirQDev bits in Queue Control register. The base address for the queues is set in the Queue Base Address Register (QBAR). Each queue entry is a 32-bit data value. The circular queue sizes range from 4K entries (16Kbytes) to 64K entries (256Kbytes) yielding a total local memory allotment of 64Kbytes to 1Mbyte. All four queues must be the same size and be contiguous in the memory space. Queue size is set in the Queue Control Register.

LOONGE The starting address of each queue is based on the QBAR address and the size of the queues as shown in[Table](#page-259-0)  [343](#page-259-0).

Queue	<b>Starting Address</b>
Inbound Free	QBAR
<b>Inbound Post</b>	QBAR + Queue Size
<b>Outbound Post</b>	QBAR + 2*Queue Size
<b>Outbound Free</b>	QBAR + 3*Queue Size

<span id="page-259-0"></span>**Table 343: Circular Queue Starting Addresses** 

Each queue has a head pointer and a tail pointer which are kept in the GT-64240A internal registers. These pointers are offsets from the QBAR. Writes to a queue occur at the head of the queue.Reads occur from the tail. The head and tail pointers are incremented by either the CPU software or messaging unit hardware. The pointers wrap around to the first address of a queue when they reach the queue size.

**NOTE:** PCI read/write from a queue is always a single 32-bit word. An attempt to burst from an  $I_2O$  queue results in disconnect after the first data transfer. Additionally, the GT-64240A never responds with ACK64\* to an attempt to access the queue with a 64-bit transaction.

### **9.3.4 Inbound/Outbound Queue Port Function**

Circular queues are accessed by external PCI agents through the Inbound and Outbound Queue Port virtual registers.

**NOTE:** With circular queues, you are not reading/writing a physical register within the GT-64240A. Instead, you are reading and writing pointers into the circular queues (located in SDRAM or Device) controlled by the GT-64240A. Refer to [Figure 35](#page-261-0) as you read the following sections.



When an Inbound Queue Port (IQP) is written from the PCI, the written data is placed on the Inbound Post Queue; it is posting the message to the local CPU.

When the Inbound Post Queue is written to alert the CPU that a message needs processing, an interrupt is generated to the CPU.

When this register is read from the PCI side, it is returning a free message from the tail of Inbound Free Queue.

The Outbound Queue Port (OQP) returns data from the tail of the Outbound Post Queue when read from the PCI side; it is returning the next message requiring service by the external PCI agent. When this register is written from the PCI, the data for the write is placed on the Outbound Free Queue; thus returning a free message for reuse by the local CPU.

MARY COMPANY CONFIDENTIAL **DO NOTERFROOTER** 



<span id="page-261-0"></span>**Figure 35: I<sub>2</sub>O Circular Queue Operation** 





#### Table 344: I<sub>2</sub>O Circular Queue Functional Summary

#### **9.3.5 Inbound Post Queue**

The Inbound Post Queue holds posted messages from external PCI agents to the CPU.

The CPU fetches the next message process from the queue tail; external agents post new messages to the queue head. The tail pointer is maintained by the CPU. The head pointer is maintained automatically by the GT-64240A upon posting of a new inbound message.

**Calcude**<br>
Is posted messages from external PCI agents to<br>
ssage process from the queue tail; external agen<br>
ained by the CPU. The head pointer is maintair<br>
w inbound message.<br>
eue Port are passed to a local memory locatio PCI writes to the Inbound Queue Port are passed to a local memory location at QBAR + Inbound Post Head Pointer. After this write completes, the GT-64240A increments the Inbound Post Head Pointer by 4 bytes (1) word); it now points to the next available slot for a new inbound message. An interrupt is also sent to the CPU to indicate the presence of a new message pointer.

From the time the PCI write ends till the data is actually written to SDRAM or Device, any new write to the Inbound port results in RETRY. If the queue is full, a new PCI write to the queue results in RETRY.

Inbound messages are fetched by the CPU by reading the contents of the address pointed to by the Inbound Post Tail Pointer. It is the CPUs responsibility to increment the tail pointer to point to the next unread message.

### **9.3.6 Inbound Free Queue**

The Inbound Free Queue holds available inbound free messages for external PCI agents to use.

The CPU places free message at the queue head; external agents fetch free messages from the queue tail. The head pointer is maintained in software by the CPU. The tail pointer is maintained automatically by the GT-64240A upon a PCI agent fetching a new inbound free message.



PCI reads from the Inbound Queue Port return the data in the local memory location at QBAR + Inbound Free Tail Pointer. The following conditions apply:

- If the Inbound Free Queue is not empty (as indicated by Head Pointer not equal to Tail Pointer), the data pointed to by QBAR + Inbound Free Tail Pointer is returned.
- If the queue is empty (Head Pointer equals Tail Pointer), the value 0xFFFF.FFFF is returned. Indicating that there are no Inbound Message slots available. This is an error condition.

The processor places free message buffers in the Inbound Free Queue by writing the message to the location pointed to by the head pointer. It is the processor's responsibility to then increment the head pointer.

**NOTE:** It is the CPU's responsibility to make sure that the PCI agent keeps up the pace of the free messages and avoid pushing a new free message to the queue if it is full. There is no overflow indication when the Inbound Free Queue is full.

### **9.3.7 Outbound Post Queue**

The Outbound Post Queue holds outbound posted messages from the CPU to external PCI agents.

The CPU places outbound messages at the queue head; external agents fetch the posted messages from the queue tail. The Outbound Post Tail Pointer is automatically incremented by the GT-64240A; the head pointer must be incremented by the local CPU.

PCI reads from the Outbound Queue Port return the data pointed to by QBAR + Outbound Post Tail Pointer (the next posted message in the Outbound Queue.) The following conditions apply:

- If the Outbound Post Queue is not empty (the head and tail pointers are not equal), the data is returned as usual and the GT-64240A increments the Outbound Post Tail Pointer.
- If the Outbound Post Queue is empty (the head and tail pointers are equal), the value 0xFFFF.FFFF is returned.

PU's responsibility to make sure that the PCI agent keeps up the pace of the fre<br>hing a new free message to the queue if it is full. There is no overflow indicati<br>Free Queue is full.<br>**OUND POST QUEUE**<br>of the queue holds ou It is altionary and the queue head; external agents fetch the per is automatically incremented by the GT-642<sup>2</sup><br>
ue Port return the data pointed to by QBAR + C<br>
und Queue.) The following conditions apply:<br>
ue is not empty As long as the Outbound Post Head and Tail pointers are not equal, a PCI interrupt is requested. This is done to indicate the need to have the external PCI agent read the Outbound Post Queue. When the head and tail pointers are equal, no PCI interrupt is generated since no service is required on the part of the external PCI agent (or PCI system host in the case of a PC server.) In either case, the interrupt can be masked in the OIMR register.

The CPU places outbound messages in the Outbound Post Queue by writing to the local memory location pointed to by the Outbound Post Head Pointer. After writing this pointer, it is the CPU's responsibility to increment the head pointer.

### **9.3.8 Outbound Free Queue**

The Outbound Free Queue holds available outbound message buffers for the local processor to use.

External PCI agents place free messages at the queue head; the CPU fetches free message pointers from the queue tail. The tail pointer in maintained in software by the CPU. The head pointer is maintained automatically by the GT-64240A upon a PCI agent posting a new ("returned") outbound free message.

PCI writes to the Outbound Queue Port result in the data being written to the local memory location at QBAR + Outbound Free Head Pointer. After the write completes, the GT-64240A increments the head pointer.



From the time the PCI write ends till the data is actually written to SDRAM or Device, any new write to Outbound port will result in RETRY. If the head pointer and tail pointer become equal (an indication that the queue is full), an interrupt is sent to the CPU. If queue is full, a new PCI write to the queue will result in RETRY.

The processor obtains free outbound message buffers from the Outbound Free Queue by reading data from the location pointed to by the tail pointer. It is the processor's responsibility to increment the tail pointer.

#### **9.3.9 Queue Data Endianess**

Circular Queues access is not controlled by PCI Access Control registers. The endianess convention of data placed in the circular queues is determined by SByteSwap and SWordSwap bits of PCI Command register. For more details, see Section 8.13 "Data Endianess" on page 170.

# **9.4 Messaging Unit Registers**

**NOTE:** The offsets listed below relate to a CPU or PCI access to the Messaging Unit registers through the GT-64240A internal registers space.

Sters space.<br>
Sters space.<br>
Sters space.<br>
Sters located from PCI\_0 through the SCS[0] BAR space.<br>
Outbound Interrupt Cause register is located at at 0] BAR space, exchange the PCI\_0 and PCI\_1 i<br>
ce the PCI\_0 Outbound Inter If the register is accessed from PCI  $\overline{0}$  through the SCS[0] BAR space, remove the offset's 0x1c prefix. For example, in the SCS[0] BAR space, the PCI 0 Outbound Interrupt Cause register is located at offset 0x30 and the PCI\_1 Outbound Interrupt Cause register is located at offset 0xb0 . Also, if accessed from PCI 1 through SCS[0] BAR space, exchange the PCI 0 and PCI 1 registers offsets. This means that in the SCS[0] BAR space the PCI\_0 Outbound Interrupt Cause register is located at offset 0xb0 and the PCI 1 Outbound Interrupt Cause register is located at offset 0x30.









#### **Table 345: Messaging Unit Register Map (Continued)**

<span id="page-265-0"></span>

- $\cdot$  PCI\_0 Offset: 0x1c10
- PCI\_1 Offset: 0x1c90



#### <span id="page-265-1"></span>**Table 347: Inbound Message1**

- PCI\_0 Offset: 0x1c14
- PCI\_1 Offset: 0x1c94





#### <span id="page-266-0"></span>**Table 348: Outbound Message0**

- PCI\_0 Offset: 0x1c18
- PCI\_1 Offset: 0x1c98



#### <span id="page-266-1"></span>**Table 349: Outbound Message1**

- PCI\_0 Offset: 0x1c1
- PCI 1 Offset: 0x1c9c



#### <span id="page-266-2"></span>**Table 350: Inbound Doorbell**

- PCI\_0 Offset: 0x1c20
- PCI\_1 Offset: 0x1ca0



#### <span id="page-266-3"></span>**Table 351: Inbound Interrupt Cause**

- PCI\_0 Offset: 0x1c24
- PCI\_1 Offset: 0x1ca4



Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 267



#### **Table 351: Inbound Interrupt Cause (Continued)**

- PCI\_0 Offset: 0x1c24
- PCI\_1 Offset: 0x1ca4



#### <span id="page-267-0"></span>**Table 352: Inbound Interrupt Mask**

- · PCI\_0 Offset: 0x1c28
- PCI\_1 Offset: 0x1ca8



August 29, 2001 **Confidential** Composition Copyright © 2001 Marvell



#### **Table 352: Inbound Interrupt Mask (Continued)**

- PCI\_0 Offset: 0x1c28
- PCI\_1 Offset: 0x1ca8



#### <span id="page-268-0"></span>**Table 353: Outbound Doorbell**

- PCI\_0 Offset: 0x1c2c
- PCI\_1 Offset: 0x1cac



# <span id="page-268-1"></span>**Table 354: Outbound Interrupt Cause**

- PCI\_0 Offset: 0x1c30
- PCI\_1 Offset: 0x1cb0





#### **Table 354: Outbound Interrupt Cause (Continued)**

- PCI\_0 Offset: 0x1c30
- PCI\_1 Offset: 0x1cb0



#### <span id="page-269-0"></span>**Table 355: Outbound Interrupt Mask Register**

- PCI\_0 Offset: 0x1c34
- PCI\_1 Offset: 0x1cb4





#### <span id="page-270-1"></span>**Table 356: Inbound Queue Port Virtual Register**

- PCI\_0 Offset: 0x1c40
- PCI\_1 Offset: 0x1cc0



#### <span id="page-270-2"></span>**Table 357: Outbound Queue Port Virtual Register**

- PCI\_0 Offset: 0x1c44
- PCI\_1 Offset: 0x1cc4



#### <span id="page-270-0"></span>**Table 358: Queue Control**

- PCI\_0 Offset: 0x1c50
- PCI\_1 Offset: 0x1cd0





#### **Table 358: Queue Control (Continued)**

- PCI\_0 Offset: 0x1c50
- PCI\_1 Offset: 0x1cd0



#### <span id="page-271-0"></span>**Table 359: Queue Base Address Register**

- PCI\_0 Offset: 0x1c54
- PCI\_1 Offset: 0x1cd4



#### <span id="page-271-1"></span>**Table 360: Inbound Free Head Pointer Register**

- PCI\_0 Offset: 0x1c60
- PCI\_1 Offset: 0x1ce0





#### <span id="page-272-0"></span>**Table 361: Inbound Free Tail Pointer Register**

- PCI\_0 Offset: 0x1c64
- PCI\_1 Offset: 0x1ce4



#### <span id="page-272-1"></span>**Table 362: Inbound Post Head Pointer Register**

- PCI\_0 Offset: 0x1c68
- PCI\_1 Offset: 0x1ce8



#### <span id="page-272-2"></span>**Table 363: Inbound Post Tail Pointer Register**

- PCI\_0 Offset: 0x1c6c
- PCI\_1 Offset: 0x1cec



Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 273



#### **Table 363: Inbound Post Tail Pointer Register**

- PCI\_0 Offset: 0x1c6c
- PCI\_1 Offset: 0x1cec



#### <span id="page-273-0"></span>**Table 364: Outbound Free Head Pointer Register**

- PCI\_0 Offset: 0x1c70
- PCI\_1 Offset: 0x1cf0



#### <span id="page-273-1"></span>**Table 365: Outbound Free Tail Pointer Register**

- PCI\_0 Offset: 0x1c74
- PCI\_1 Offset: 0x1cf4





#### <span id="page-274-0"></span>**Table 366: Outbound Post Head Pointer Register**

- PCI\_0 Offset: 0x1c78
- PCI\_1 Offset: 0x1cf8



#### <span id="page-274-1"></span>**Table 367: Outbound Post Tail Pointer Register**

- PCI\_0 Offset: 0x1c7c
- PCI\_1 Offset: 0x1cfc





# **10. IDMA CONTROLLER**

The GT-64240A has eight independent IDMA engines.

The IDMA engines optimize system performance by moving large amounts of data without significant CPU intervention. Instead of the CPU reading data from a source and writing it to destination, an IDMA engine can be programmed to automatically transfer data independent of the CPU. This allows the CPU to continue executing other instructions, simultaneous to the movement of data.

Each IDMA engine can move data between any source and any destination, such as the SDRAM, Device, PCI\_0, or PCI\_1. The IDMA controller can be programmed to move up to 16Mbyte of data per transaction. The burst length of each transfer of IDMA can be set from 1 to 128 bytes. Accesses can be non-aligned both in the source and the destination.

The IDMA channels support chained mode of operation. The chain descriptors may be placed anywhere. For example, IDMA can transfer data from SDRAM to PCI 0 using chain mode, while fetching new descriptors from a Device. The IDMA engine moves the data until a null descriptor pointer is reached.

**HOOTER** The IDMA can be triggered by the CPU writing a register, an external request via a DMAReq\* pin, or from a timer/counter. In cases where the transfer needs to be externally terminated, an End of Transfer pin can be asserted for the corresponding IDMA channel.

# **10.1 IDMA Operation**

The IDMA unit contains two 2Kbyte buffers. Each buffer is coupled to four IDMA channels - channels 0-3 use one buffer and channels 4-7 use the other buffer. Each channels has a dedicated 512 bytes slice of the buffer.

Isfer of IDMA can be set from 1 to 128 bytes. Accesses can be non-aligned both and<br>
1.<br>
1.<br>
1.<br>
1.<br>
1.<br>
1.<br>
2.<br>
2. Support chained mode of operation. The chain descriptors may be placed and transfer data from SDRAM to PCI\_ When a channel is activated, data is read from the source into the channels buffer and then written to the destination. While writing the data to the destination, the channel reads the next burst into the buffer. This read/write behavior results in a minimal gap between consecutive IDMA transactions on the source and the destination interfaces. In cases of a PCI access, this read/write behavior enables generating a very long burst with zero wait states (using the PCI master interface combining feature).

This buffer structure enables concurrency of transactions between channels. For example, if channel 0 is moving data from PCI 0 to PCI 1 and channel 4 is moving data from SDRAM to Device, the two channels work independently. They don't share resources and run concurrently.

Since each buffer's four channels share the same resources, arbitration of resources is required. Each four channels has a configurable round-robin arbiter that allows different bandwidth allocation to each channel within the group, see Section 10.6 "Arbitration" on page 285.

# **10.2 IDMA Descriptors**

Each IDMA Channel Descriptor consists of four 32-bit registers that can be written to by the CPU, PCI, or IDMA controller in the process of fetching a new descriptor from memory (in case of chain mode). Each channel can be configured to work in a compatibility mode, in which the descriptor structure is the same as in GT-64120 and GT-64130 devices, or work with new descriptor structure, as shown in [Figure 36.](#page-276-0)



#### <span id="page-276-0"></span>**Figure 36: IDMA Descriptors**

#### Compatibility Mode New Descriptor



# Source Address Destination Address **Byte Count**

Next Descriptor Pointer

**Table 368: DMA Descriptor Definitions**



The upper bits of the byte count register are explained in Section 10.5.8 "Descriptor Ownership" on page 284.

**NOTE:** Source, destination and next descriptor addresses are 36-bit wide. The upper four bits of the address are not part of the dynamic 32 byte descriptor. These bits are fixed for the whole IDMA chain. An IDMA transfer is restricted to not cross 4Gbyte (32-bit address) boundary.

[Figure 37](#page-279-0) on [page 280](#page-279-0)shows the basic IDMA operation.

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 277



# **10.3 IDMA Address Decoding**

With each IDMA transaction, IDMA engine first compares the address (source, destination, or descriptor) against the CPU interface address decoding registers. This comparison is done to select the correct target interface (SDRAM, Device, or PCI). The address decoding process is the same as CPU address decoding, see [Section 3.1](#page-43-0)  "CPU Address Decoding" on page 44.

If the address does not match any of the address windows, an interrupt is generated and the IDMA engine is stopped.

There might be cases where an IDMA access to the PCI is required to address space that is out of CPU-to-PCI address windows. In this case, the IDMA to PCI override feature can be used. The source, destination, and next descriptor address for each channel can be marked as PCI override, meaning the IDMA engine accesses the PCI interface directly without executing any address decoding.

So where an IDMM access to one PCI Is required to adduces space that is out of the control. In this case, the IDMA to PCI override feature can be used. The source, desting for each channel can be marked as PCI override, me The PCI interface supports 64-bit addressing. Each IDMA channel generates a 64-bit address to the PCI interface via source, destination, and next descriptor PCI High Address register. If the PCI High Address register value is ë0í, the PCI master issues a SAC transaction. If it is not 0 (which means address is beyond 4Gbyte space), the PCI master generates a DAC transaction.

**NOTES:**There is no IDMA address remapping to the PCI. Due to the PCI override feature, it is not required.

IDMA always uses its own PCI High Address registers, even if not using PCI override.

# **10.4 IDMA Access Protection**

In PCI High Address registers, even if not using<br> **POLECT High Address registers, even if not using<br>
<b>POLECT REPRODUCE SEXES**<br>
also checked against the CPU interface's Acces<br>
Ins, and the transaction violates the region pr Each IDMA transaction address is also checked against the CPU interface's Access Protect registers. If the address matches one of those regions, and the transaction violates the region protection, the IDMA halts and an interrupt is asserted. For full details, see Section 4.15.4 "CPU Access Protect Registers" on page 93.

**NOTE:** IDMA access protection includes write protect and access protect. Unlike the CPU, there is no caching protection. Caching protection is meaningless in the case of IDMA.

# **10.5 IDMA Channel Control**

Each IDMA Channel has its own unique control register where certain IDMA modes are programmed. Following are the bit descriptions for each field in the control registers. For detailed registers description, see [Section 10.9.2](#page-300-0)  "IDMA Channel Control Registers" on page 301.

### **10.5.1 Address Increment/Hold**

The IDMA engine supports both increment and hold modes.

If the SrcHold, bit  $[3]$ , is set to '0', the IDMA automatically increments the source address with each transfer.

If the SrcHold bit is set to '1', the source address remains constant throughout the IDMA burst.

Similarly, If the DestHold, bit  $[5]$ , is set to '0', the IDMA automatically increments the destination address.

If the DestHold bit is set to '1', the destination address remains constant throughout the IDMA burst.



Setting the SrcHold or DestHold bits is useful when the source/destination device is accessible through a constant address. For example, if the source/destination device is a FIFO, it is accessed with a single address, while data is being popped/pushed with each IDMA burst.

**NOTE:** When using Hold mode, the address is restricted to be aligned to the Burst Limit setting, see the Chan-nel Control (Low) register's BurstLimit bits [8:6] on [Table 437 on page 301](#page-300-1).

#### **10.5.2 Burst Limit**

The whole IDMA byte count is chopped into small bursts.

The burst limit can vary from 8 to 128 bytes in modulo-2 steps (i.e. 8, 16..., 128). It determines the burst length of IDMA transaction against the source and destination. For example, setting the burst limit to 64 bytes means that the IDMA reads 64 bytes from the source and then writes the data to the destination. The IDMA continues this read/write loop until transfer of the whole byte count is complete.

The burst limit setting is affected by the source and destination characteristics, as well as system bandwidth allocation considerations.

**NOTE:** Regardless of the burst limit setting, the fetch of a new descriptor is always a 16 bytes burst. This implies that descriptors cannot be located in devices that don't support such bursts. Particularly, they can not be located in 8 or 16-bit devices on the  $GT-64240A$  device bus (see Section 7.3  $\Omega$  ata Pack/ Unpack and Burst Support" on page 143).

If an IDMA accesses a chache coherent DRAM regions, the burst limit must not exceed 32 bytes.

it can vary from 8 to 128 bytes in modulo-2 steps (i.e. 8, 16..., 128). It determine<br>tion against the source and destination. For example, setting the burst limit to<br>ds 64 bytes from the source and then writes the data to From the located in devices that don't supper<br>
8 or 16-bit devices on the GT-64240A device l<br>
a chache coherent DRAM regions, the burst line<br>
register's BLMode bit [31] (see Table 438 on p<br>
imit for the souce and distinati If the Channel Control (High) register's BLMode bit  $[31]$  (see Table 438 on page 304) is set to '1', the DMA engine usese a seperate burst limit for the souce and distination. The source burst limit is controlled by the DMA Control (Low) register's BurstLimit bits [8:6] (see Table 437 on page 301). The destination's burst limit is controlled by the same register's DstBurstLimit bits [2:0].

Seperately controlling the source and destination burst limit size is useful when one direction can use a large burst limit when the other direction has a restricted burst limit.

### **10.5.3 Chain Mode**

When the ChainMode bit [9] is set to  $0^{\circ}$ , chained mode is enabled.

In chain mode, at the completion of an IDMA transaction, the Pointer to Next Descriptor register provides the address of a new IDMA descriptor. If this register contains a value of  $\degree$  ( $\degree$ ) (NULL), this indicates that this is the last descriptor in the chain.

[Figure 37](#page-279-0) shows an example of an IDMA descriptors chain.



#### <span id="page-279-0"></span>**Figure 37: Chained Mode IDMA**



Fetch next descriptor can be forced via the FetchND bit [13] in the Channel Control register.

Setting this bit to '1' forces a fetch of the next descriptor based on the value in the Pointer to Next Descriptor register.

This bit can be set even if the current IDMA has not yet completed. In this case, the IDMA engine completes the current burst read and write and then fetches the next descriptor. This bit is reset back to '0' after the fetch of the new descriptor is complete. Setting FetchND is not allowed if the descriptor equals Null.

**NOTE:** If using the FetchND bit while the current DMA is in progress, the DMA Control (Low) register's Abr bit [20] must be set. See [Table 437 on page 301.](#page-300-1)

The first descriptor of a chain can be set directly by programing the channels registers, or can be fetched from memory, using the FetchND bit. If fetched from memory, the next descriptor address must be first written to the Next Descriptor Pointer register of the channel. The channel then must be enabled by setting the Channel Control (Low) register's ChanEn bit  $[12]$  to '1' (see Section 10.5.4 "Channel Activation" on page 281) and setting FetchND to '1'.

When the IDMA transfer is done, an IDMA completion interrupt is set. When running in chain mode, the Int-Mode, bit [10] of the Channel Control register, controls whether to assert an interrupt on the completion of every



byte count transfer or only with last descriptor byte count completion. If set to  $\theta'$ , the Comp bit is set every time the IDMA byte count reaches '0'. If set to '1', the IDMAComp Interrupt bit is asserted when both the Pointer to Next Descriptor Register has a NULL value and byte count is 0.

If ChainMod is set to '1', chained mode is disabled and the Pointer to Next Descriptor register is not loaded at the completion of the IDMA transaction.

**NOTE:** In non-chained mode the Byte Count, Source, and Destination registers must be initialized prior to enabling the channel.

If reading a new descriptor results in parity/ECC error indicated by the unit from which the descriptor is being read, the channel halts. This is done in order to prevent destructive reads/writes, due to bad source/destination pointers.

### <span id="page-280-0"></span>**10.5.4 Channel Activation**

Software channel activation is done via the Channel Control (Low) register's ChanEn bit [12] (see Table 437 on [page 301\)](#page-300-1).

g read, the channel halts. This is done in order to prevent destructive reads/write/destination pointers.<br> **Mannel Activation**<br>
and activation is done via the Channel Control (Low) register's ChanEn bit [1]<br>
0', the channe s disabled. When set to '1', the IDMA is initiate<br>or (i.e. byte count, source address, and destinati<br>aring ChanEn bit and then continued later from<br>gg IDMA operation does not guarantee an imme<br>rring the last burst it was w When set to  $\degree$  o', the channel is disabled. When set to  $\degree$  1', the IDMA is initiated based on the current setting loaded in the channel descriptor (i.e. byte count, source address, and destination address). An active channel can be temporarily stopped by clearing ChanEn bit and then continued later from the point it was stopped by setting ChanEn bit back to 1.

Clearing the ChanEn bit during IDMA operation does not guarantee an immediate channel pause. The IDMA engine must complete transferring the last burst it was working on. Software can monitor the channel status by reading ChanAct bit.

In order to restart a suspended channel in non-chained mode, the ChanEn bit must be set to '1'. In Chained mode, the software must find out if the first fetch took place. If the fetch did take place, only ChanEn bit is set to '1'. If the fetch did not take place, the FetchND bit must also be set to '1'.

The ChanAct bit  $[14]$  is read only. If set to '0', the channel is not active. If set to '1', the channel is active. In nonchain mode, this bit is deasserted when the byte count reaches zero. In chain-mode, this bit is deasserted when pointer to next descriptor is NULL and byte count reaches zero.

If ChanEn bit is set to '0' during IDMA transfer, ChanAct bit toggles to '0' as soon as the IDMA engine finishes the last burst it is working on.

In order to abort an IDMA transfer in the middle, software needs to set Abr bit  $[20]$  to  $1$ . Setting this bit has a similar affect to clearing ChanEn bit. However, it guarantees a smooth transfer of the IDMA engine to idle state. As soon as the IDMA is back in idle state, the Abr bit gets cleared, allowing the software to re-program the channel.

**NOTES:**If the byte count is smaller that the burst limit setting, the source and destination addresses must be aligned.

If the close descriptor feature is used, only set the Abr bit after first clearing the ChanEn bit and then the ChanAct bit.

Any write to the Channel Control register with ChanEn bit set to '1' activates the channel. To program the channel control register, without activating the channel, the ChanEn bit must be set to  $\theta$ .



### <span id="page-281-0"></span>**10.5.5 Source and Destination Addresses Alignment**

The IDMA implementation maintains aligned accesses to both source and destination.

If source and destination addresses have different alignments, the IDMA performs multiple reads from the source to execute a write of full BurstLimit to the destination. For example, if the source address is 0x4, the destination address is 0x100, and BurstLimit is set to 8 bytes, the IDMA perform two reads from the source. First 4 bytes from address 0x4 then 8 bytes from address 0x8, and only then performs a write of 8 bytes to address 0x100.

This implementation guarantees that all reads from the source and all writes to the destination have all byte enables asserted (except for the IDMA block edges, in case they are not aligned). This is especially important when the source device does not tolerate read of extra data (destructive reads) or when the destination device does not support write byte enables.

**NOTE:** This implementation differs from the GT-64120 and GT-64130 devices. No SDA bit is required since the GT-64240A implementation keeps accesses to both source and destination aligned.

### **10.5.6 Demand Mode**

The IDMA channel can be triggered by software via ChanEn bit (block mode) or by external assertion of DMAReq<sup>\*</sup> pin (demand mode). Setting the DemandMode bit to '0', sets the channel to operate in demand mode.

Each channel is coupled to the DMAReq\* and DMAAck\* pins when working in demand mode. DMAReq\* is the external trigger to activate the channel. DMAAck\* is the channel response, notifying the external device that its request is being served.

evice does not tolerate read of extra data (destructive reads) or when the destinutive byte enables.<br>
Mementation differs from the GT-64120 and GT-64130 devices. No SDA bit is re<br>
0A implementation keeps accesses to both s Example 10 Update Vid Channel Diversity of thing the DemandMode bit to '0', sets the channel. DMAAck<sup>\*</sup> pins when working in domel. DMAAck<sup>\*</sup> is the channel response, notify remultiplexed on MPP pins. If setting a channel Both DMAReq\* and DMAAck\* are multiplexed on MPP pins. If setting a channel to demand mode, the DMAReq\* pin is mandatory. Setting a channel to demand mode without configuring an MPP pin to act as the channels DMAReq<sup>\*</sup> causes the channel to hang. See Section 19.1 "MPP Multiplexing" on page 480 section for more information.

**NOTE:** Program the number of TClk cycles that DMAAck<sup>\*</sup> is asserted through the DMAAck Width bit [4], see [Figure 437 on page 301](#page-300-1).

DMAAck\* cannot be targeted to both the source and destination devices. See the Channel x Control register's DMAAckDir bits [30:29] (Table 437 on page 301).

When running in demand mode, the IDMA moves a new BurstLimit of data upon demand, rather than continuos bursts from source to destination. This mode is required when the source device does not have the whole byte count in advance. It triggers a new burst limit transfer when it has a burst count available data to transfer. It can also be used in the compliment case, where the destination device cannot absorb the whole byte count, but only burst limit at a time.

The IDMA engine distinguishes between the DMAReq\* generated by the source device, and DMAReq\* generated by the target device, via DMAReqDir bit in the Channel Control register. If DMAReq\* is generated by the source (DMAReqDir is set to '0'), the IDMA reads a new BurstLim of data from source with each new DMAReq assertion. However, it writes to the destination device whenever it can transfer a full BurstLim. In the alignment example in [Section 10.5.5 Source and Destination Addresses Alignment](#page-281-0), the first write to the destination occurs after two assertions of DMAReq\* by the source. If DMAReq\* is asserted by the destination (DMAReqDir is set to '1'), the DMA writes a new BurstLim of data to the destination device with each new DMAReq assertion. In this case, a read from the source occurs regardless of DMAReq\* assertion.



**NOTE:** This implementation is different than the one in the GT-64120 and GT-64130. In these devices, each DMAReq\* assertion results in a single read from source and write to the destination.

DMAReq\* can be treated as level or edge triggered input, depending on the setting of DMAReqMode bit. When the device DMAReq\* assertion is tightly coupled to the DMAAck\* signal, an edge trigger DMAReq\* might be needed, to prevent a redundant DMAReq\* assertion due to late DMAReq\* deassertion.

**NOTE:** The edge triggered DMAReq\* is a new feature not supported by the GT-64120 and GT-64130. In these devices, the problematic DMAReq\* deassertion timing is solved via the MDREQ bit. This bit is no longer supported.

The DMAAck\* output pin indicates to the requesting device that the IDMA engine has finished transferring the current burst. DMAAck\* can be configured to assert with the read from the source, with the write to destination, or with both read and write, via DMAAckDir bits. Setting DMAAck\* to '1' results in DMAAck assertion with write access to the destination device.

k\* output pin indicates to the requesting device that the IDMA engine has finis<br>
DMAAck\* to he configured to assert with the read from the source, with the<br>
read and write, via DMAAckDir bits. Setting DMAAck\* to '1' result the device bus. In this case, DMAAck\* signal l<br>tion 7.2 "Device Timing Parameters" on page 1<br>asserted for one or two TClk cycle, as soon as tl<br>there of TClk cycles that DMAAck is asserted is<br>lidth bit [4] setting, see Tabl Since the Device interface unit has a queue of transactions, actual IDMA transaction to the device bus might take place many cycles after the IDMA access to the Device interface unit completed. There are devices that expect to see the DMAAck\* signal asserted along with the actual transaction on the device bus, rather than with the IDMA access to the Device interface unit completion. When setting DMAAckMode bit to '1', DMAAck is asserted with the actual transaction on the device bus. In this case, DMAAck\* signal has the same timing characteristics as CSTiming\* signal (see Section 7.2 "Device Timing Parameters" on page 141). When setting the DMAAck-Mode bit to '0', DMAAck is asserted for one or two TClk cycle, as soon as the IDMA engine issues the transaction to the target unit. The number of TClk cycles that DMAAck is asserted is dependent on the Channel Control (Low) register's DMAAck\_Width bit  $[4]$  setting, see Table 437 on page 301.

**NOTE:** The DMAAckMode is only available for IDMA access to the device bus. Setting this bit to '1' while accessing other interface than the device bus results in no DMAAck\* assertion at all.

When using demand mode, the trigger of the channel can be configured to come from the timer rather than from  $DMA$ Req<sup>\*</sup> pin. Each of the eight IDMA channels is coupled to one of the eight  $GT-64240A$  timers (channel0 to timer0, channel1 to timer1, and so on). Setting TimerReq bit to '1' when channel is configured to demand mode, results in timer trigger rather than DMAReq\* trigger. In this case, when the timer/counter reaches the terminal count, an internal IDMA request is set and a new IDMA transfer is initiated.

This mode is useful to generate an IDMA transfer for every 'n' cycle. Set the timer to 'n' cycles, activate it, and then activate the IDMA channel in demand mode with TimerReq bit set. The IDMA engine generates a new burst every 'n' cycles.

**NOTE:** When running in demand mode and using chain IDMA, when reaching byte count '0', the GT-64240A fetches a new descriptor regardless of the DMAReq\*. The DMAReq\* affects only IDMA access to data, not to descriptors. This means that chain descriptors must always be ready for fetch.

When running in demand mode, the GT-64240A does not issue a new burst read request from the source before completing the write transaction to the destination.

### **10.5.7 End Of Transfer**

The GT-64240A supports IDMA termination in the middle not only by software, but also by external hardware via EOT pins. Each channel has its own EOT input pin (EOT[0] for channel0, EOT[1] for channel1...). EOT[7:0] pins are multiplexed on MPP pins. To use this feature, the MPP lines must be programmed to act as EOT pins (see Section 19.1 "MPP Multiplexing" on page 480). EOT pins are edge trigger pins.



Setting the EOTEn bit [18] to '1' enables this feature. The affect of EOT assertion can be configured via the EOTMode bit [19].

If the EOTMode bit is set to  $\theta$ , EOT assertion, when working in chain mode, causes fetching of a new descriptor from memory (if pointer to next descriptor is not equal to NULL) and executing the next IDMA. This is equivalent to executing fetch next descriptor in software.

If the EOTMode bit is set to  $1'$ , EOT assertion causes the channel to halt. This is equivalent to setting the Abr bit to '1' via the software.

If the IDMA channel is in non-chain mode, the EOTMode bit is not relevant. EOT assertion causes the current IDMA transfer to be stopped without further action.

A DMA completion interrupt is asserted (if not masked) upon IDMA termination with EOT.

**NOTE:** The IDMA engine stops only after finishing the current burst. For example, if it is programed to a burst limit of 64 bytes and EOT is sampled active in the middle of the 64 bytes read, the IDMA engine completes the read, performs the 64 byte write, and then halts. When using EOT, the source and destination must be 64-bit aligned.

#### <span id="page-283-0"></span>**10.5.8 Descriptor Ownership**

A typical application of chain mode IDMA involves the CPU preparing a chain of descriptors in memory and then preparing buffers to move from source to destination. Buffers may be dynamically prepared, this means once a buffer was transferred the CPU can prepare a new buffer in the same location to be sent. This application requires some handshake between the IDMA engine and the CPU.

be stopped without further action.<br>
A engine stops only after finishing the current burst. For example, if it is progressed at EOT is sampled active in the middle of the 64 bytes read, the DM and EOT is sampled active in t **Prichlip**<br>
Le IDMA involves the CPU preparing a chain of<br>
TPU can prepare a new buffer in the same locati<br>
the IDMA engine and the CPU.<br>
Liptors structure, Bit[31] of the Byte Count regis<br>
by the GT-64240A IDMA. If set to When working with the new descriptors structure, Bit[31] of the Byte Count register acts as an ownership bit. If set to  $1'$ , the descriptor is owned by the GT-64240A IDMA. If set to  $0'$ , it is owned by the CPU. Once the CPU prepares a buffer to be transferred, it clears the ownership bit, indicating that the buffer is owned by the IDMA. Once the IDMA completes transferring the buffer, it closes the descriptor by writing back the upper byte of Byte Count register (bits[31:24]), with MSB set to '1', indicating to the CPU the buffer was transferred. When the CPU recognizes that it owns the buffer, it is allowed to place a new buffer to be transferred. An attempt by the IDMA to fetch a descriptor that is owned by CPU (which means CPU did not prepare a new buffer yet), results in an interrupt assertion and an IDMA channel halt.

**NOTE:** This feature is not supported in compatibility mode.

The Descriptor is closed when the byte count reaches '0' or when transfer is terminated in the middle via EOT or the fetch next descriptor command. In this case, the transfer may end with some data remaining in the buffer pointed by the current descriptor.

When working in compatibility mode, when closing the descriptor, the IDMA engine writes the left byte count to the upper 16-bit of the byte count field of the descriptor. This is useful if an IDMA is terminated in the middle and a CPU might want to re-transmit the left byte count. In case the IDMA ended properly (all byte count was transferred), a  $\theta$  value is written back to the descriptor.

When working with the new descriptor structure, there is an alternative way to signal to the CPU that the descriptor was not completely transferred. In this case, the IDMA engine rather than writing back the remaining byte count, it writes back to only bits[31:24] of the descriptor's ByteCount field, with bit[30] indicating whether the whole byte count was transferred (0) or terminated before transfer completion (1). Bits[29:24] are meaningless.

Each IDMA channel has a Current Descriptor Pointer register (CDPTR) associated with it. This register is used for closing the current descriptor before fetching the next descriptor. The register is a read/write register but the



CPU must not write to it. When the NPTR (Next pointer) is first programed, the CDPTR reloads itself with the same value written to NPTR. After processing a descriptor, the IDMA channel updates the current descriptor using CDPTR, saves NPTR into the CDPTR, and fetches a new descriptor.

# <span id="page-284-0"></span>**10.6 Arbitration**

The IDMA controller has two programmable round-robin arbiters per the two channels groups. Each channel can be configured to have different bandwidth allocation. [Figure 38](#page-284-1) shows an example of channels 0-3 arbiter.

<span id="page-284-1"></span>



The user can define each of the 16 slices of this "pizza arbiter". In [Figure 38,](#page-284-1) channel0 gets 50% of the bandwidth, channel1 25%, channel2 and channel3 12.5% each. At each clock cycle, the arbiter samples all channels requests and gives the bus to the next agent according to the "pizza".

# **10.7 Big and Little Endian Support**

The GT-64240A supports both Little and Big Endian conventions.

The device endianess is determined by the CPU Configuration register's Endianess bit, see [Table 92 on page 88.](#page-87-0)



The internal registers of the device are always set in Little Endian mode. If the device is configured to Big Endian, descriptors fetched from memory must be converted to Little Endian before being placed in the device registers. The IDMA controller performs this data swapping.

The GT-64240A also supports access to Big and Little Endian devices on the PCI bus. When the IDMA engine is using the CPU address decoding registers, it also uses the CPU interface PCISwap control to determine data swapping on the PCI master interface, see Section 4.11 "CPU Endian Support" on page 71.

When the GT-64240A uses the PCI override feature, it uses the IDMA Control (High) register's SrcPCISwap, DestPCISwap, and NextPCISwap bits to control the PCI master interface data swapping, see [Table 438 on](#page-303-0)  [page 304.](#page-303-0)

# **10.8 DMA Interrupts**

The IDMA interrupts are registered in the IDMA Interrupt Cause registers. There are two registers - one per each four channels. Upon an interrupt event, the corresponding cause bit is set to '1'. It is cleared upon a software write of  $0^{\circ}$ .

The IDMA Mask registers controls whether an interrupt event causes an interrupt assertion. The setting of the mask register only affects the interrupt assertion, it has no affect on the cause register bits setting.

The following interrupt events are supported per each channel:

- DMA completion
- DMA address out of range
- DMA access protect violation
- DMA write protect violation
- DMA descriptor ownership violation

**Interrupts**<br>pts are registered in the IDMA Interrupt Cause registers. There are two register<br>on an interrupt event, the corresponding cause bit is set to <sup>4</sup><sup>1</sup>. It is cleared upo<br>registers controls whether an interrupt e S whether an interrupt event causes an interrupt<br> **PONOTE EXECUTE:**<br>
Trupt assertion, it has no affect on the cause regi<br>
supported per each channel:<br>
e<br>
e<br>
tion<br>
ip violation<br>
ess out of range, access protect violation, w In case of an error condition (address out of range, access protect violation, write protect violation, descriptor ownership violation), the IDMA transaction address is latched in the Address Error register. Once an address is latched, no new address (due to additional errors) can be latched, until the current address being read.

**NOTE:** In any of the error conditions, the DMA completion interrupt bit is set.

# **10.9 IDMA Registers**

#### **Table 369: IDMA Descriptor Register Map**



Page 286 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Copyright © 2001 Marvell

#### **Table 369: IDMA Descriptor Register Map (Continued)**





#### **Table 369: IDMA Descriptor Register Map (Continued)**




#### **Table 370: IDMA Control Register Map**



# **Table 371: IDMA Interrupt Register Map**





# **Table 371: IDMA Interrupt Register Map (Continued)**



## **Table 372: IDMA Debug Register Map**

**NOTE:** Reserved for Galileo Technology usage.



# **10.9.1 IDMA Descriptor Registers**

# **Table 373: Channel 0 DMA Byte Count, Offset: 0x800<sup>1</sup>**







# **Table 373: Channel 0 DMA Byte Count, Offset: 0x8001 (Continued)**

1. When running in compatibility mode and when closing the descriptor, the IDMA writes to bits[31:16] the left byte count to be transferred.

# **Table 374: Channel 1 DMA Byte Count, Offset: 0x804**



#### **Table 375: Channel 2 DMA Byte Count, Offset: 0x808**



#### **Table 376: Channel 3 DMA Byte Count, Offset: 0x80c**



#### **Table 377: Channel 4 DMA Byte Count, Offset: 0x900**





#### **Table 378: Channel 5 DMA Byte Count, Offset: 0x904**



# **Table 379: Channel 6 DMA Byte Count, Offset: 0x908**



#### **Table 380: Channel 7 DMA Byte Count, Offset: 0x90c**



#### **Table 381: Channel 0 DMA Source Address, Offset: 0x810**



# **Table 382: Channel 1 DMA Source Address, Offset: 0x814**



#### **Table 383: Channel 2 DMA Source Address, Offset: 0x818**



#### **Table 384: Channel 3 DMA Source Address, Offset: 0x81c**





## **Table 385: Channel 4 DMA Source Address, Offset: 0x910**



#### **Table 386: Channel 5 DMA Source Address, Offset: 0x914**



# **Table 387: Channel 6 DMA Source Address, Offset: 0x918**



#### **Table 388: Channel 7 DMA Source Address Offset: 0x91c**



## **Table 389: Channel 0 DMA Destination Address, Offset: 0x820**



#### **Table 390: Channel 1 DMA Destination Address, Offset: 0x824**



#### **Table 391: Channel 2 DMA Destination Address, Offset: 0x828**





#### **Table 392: Channel 3 DMA Destination Address, Offset: 0x82c**



#### **Table 393: Channel 4 DMA Destination Address, Offset: 0x920**



# **Table 394: Channel 5 DMA Destination Address, Offset: 0x924**



#### **Table 395: Channel 6 DMA Destination Address, Offset: 0x928**



## **Table 396: Channel 7 DMA Destination Address, Offset: 0x92c**



#### **Table 397: Channel 0 Next Descriptor Pointer, Offset: 0x830**



#### **Table 398: Channel 1 Next Descriptor Pointer Offset: 0x834**





#### **Table 399: Channel 2 Next Descriptor Pointer, Offset: 0x838**



#### **Table 400: Channel 3 Next Descriptor Pointer, Offset: 0x83c**



# **Table 401: Channel 4 Next Descriptor Pointer, Offset: 0x930**



# **Table 402: Channel 5 Next Descriptor Pointer, Offset: 0x934**



#### **Table 403: Channel 6 Next Descriptor Pointer, Offset: 0x938**



#### **Table 404: Channel 7 Next Descriptor Pointer, Offset: 0x93c**



#### **Table 405: Channel 0 Current Descriptor Pointer, Offset: 0x870**





#### **Table 406: Channel 1 Current Descriptor Pointer, Offset: 0x874**



#### **Table 407: Channel 2 Current Descriptor Pointer, Offset: 0x878**



#### **Table 408: Channel 3 Current Descriptor Pointer, Offset: 0x87c**



#### **Table 409: Channel 4 Current Descriptor Pointer, Offset: 0x970**





#### **Table 410: Channel 5 Current Descriptor Pointer, Offset: 0x974**



#### **Table 411: Channel 6 Current Descriptor Pointer, Offset: 0x978**



#### **Table 412: Channel 7 Current Descriptor Pointer, Offset: 0x97c**



#### **Table 413: Channel 0 Source PCI High Address, Offset: 0x890**



#### **Table 414: Channel 1 Source PCI High Address, Offset: 0x894**



## **Table 415: Channel 2 Source PCI High Address, Offset: 0x898**





## **Table 416: Channel 3 Source PCI High Address, Offset: 0x89c**



#### **Table 417: Channel 4 Source PCI High Address, Offset: 0x990**



# **Table 418: Channel 5 Source PCI High Address, Offset: 0x994**



## **Table 419: Channel 6 Source PCI High Address, Offset: 0x998**



# **Table 420: Channel 7 Source PCI High Address, Offset: 0x99c**



# **Table 421: Channel 0 Destination PCI High Address, Offset: 0x8a0**



#### **Table 422: Channel 1 Destination PCI High Address, Offset: 0x8a4**





#### **Table 423: Channel 2 Destination PCI High Address, Offset: 0x8a8**



#### **Table 424: Channel 3 Destination PCI High Address, Offset: 0x8ac**



# **Table 425: Channel 4 Destination PCI High Address, Offset: 0x9a0**



### **Table 426: Channel 5 Destination PCI High Address, Offset: 0x9a4**



#### **Table 427: Channel 6 Destination PCI High Address, Offset: 0x9a8**



#### **Table 428: Channel 7 Destination PCI High Address, Offset: 0x9ac**



#### **Table 429: Channel 0 Next Descriptor PCI High Address, Offset: 0x8b0**





#### **Table 430: Channel 1 Next Descriptor PCI High Address, Offset: 0x8b4**



#### **Table 431: Channel 2 Next Descriptor PCI High Address, Offset: 0x8b8**



# **Table 432: Channel 3 Next Descriptor PCI High Address, Offset: 0x8bc**



### **Table 433: Channel 4 Next Descriptor PCI High Address, Offset: 0x9b0**



## **Table 434: Channel 5 Next Descriptor PCI High Address, Offset: 0x9b4**



#### **Table 435: Channel 6 Next Descriptor PCI High Address, Offset: 0x9b8**



#### **Table 436: Channel 7 Next Descriptor PCI High Address, Offset: 0x9bc**





# **10.9.2 IDMA Channel Control Registers**

# <span id="page-300-0"></span>**Table 437: Channel 0 Control (Low), Offset: 0x840**







# **Table 437: Channel 0 Control (Low), Offset: 0x840 (Continued)**





# **Table 437: Channel 0 Control (Low), Offset: 0x840 (Continued)**



# <span id="page-303-0"></span>**Table 438: Channel 0 Control (High), Offset: 0x880**

**NOTE:** Program the High Control register prior to channel activation.





# **Table 438: Channel 0 Control (High), Offset: 0x880 (Continued)**

**NOTE:** Program the High Control register prior to channel activation.



#### <span id="page-304-0"></span>**Table 439: Channel 1 Control (Low), Offset: 0x844**



# <span id="page-304-1"></span>**Table 440: Channel 1 Control (High), Offset: 0x884**





## <span id="page-305-0"></span>**Table 441: Channel 2 Control (Low), Offset: 0x848**



#### <span id="page-305-1"></span>**Table 442: Channel 2 Control (High), Offset: 0x888**



## <span id="page-305-2"></span>**Table 443: Channel 3 Control (Low), Offset: 0x84c**



## <span id="page-305-3"></span>**Table 444: Channel 3 Control (High), Offset: 0x88c**



# <span id="page-305-4"></span>**Table 445: Channel 4 Control (Low), Offset: 0x940**



# <span id="page-305-5"></span>**Table 446: Channel 4 Control (High), Offset: 0x980**



#### <span id="page-305-6"></span>**Table 447: Channel 5 Control (Low), Offset: 0x944**





## <span id="page-306-0"></span>**Table 448: Channel 5 Control (High), Offset: 0x984**



#### <span id="page-306-1"></span>**Table 449: Channel 6 Control (Low), Offset: 0x948**



#### <span id="page-306-2"></span>**Table 450: Channel 6 Control (High), Offset: 0x988**



# <span id="page-306-3"></span>**Table 451: Channel 7 Control (Low), Offset: 0x94c**



# <span id="page-306-4"></span>**Table 452: Channel 7 Control (High), Offset: 0x98c**



# <span id="page-306-5"></span>**Table 453: Channels 0-3 Arbiter Control, Offset: 0x860**







## **Table 453: Channels 0-3 Arbiter Control, Offset: 0x860 (Continued)**

# <span id="page-307-0"></span>**Table 454: Channels 4-7 Arbiter Control, Offset: 0x960**



# <span id="page-307-1"></span>**Table 455: Channels 0-3 Crossbar Timeout, Offset: 0x8d0**

**NOTE:** Reserved for Galileo Technology usage.



# <span id="page-307-2"></span>**Table 456: Channels 4-7 Crossbar Timeout, Offset: 0x9d0**

**NOTE:** Reserved for Galileo Technology usage.





# **10.9.3 IDMA Interrupt Registers**

#### <span id="page-308-0"></span>**Table 457: Channels 0-3 Interrupt Cause, Offset: 0x8c0**





#### <span id="page-308-1"></span>**Table 458: Channels 0-3 Interrupt Mask, Offset: 0x8c4**



# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001



## **Table 458: Channels 0-3 Interrupt Mask, Offset: 0x8c4 (Continued)**



#### <span id="page-309-0"></span>**Table 459: Channels 0-3 Error Address, Offset: 0x8c8**



**DO NOTERFROOTER** 





#### <span id="page-310-0"></span>**Table 460: Channels 0-3 Error Select, Offset: 0x8cc**

#### <span id="page-310-1"></span>**Table 461: Channels 4-7 Interrupt Cause, Offset: 0x9c0**



### <span id="page-310-2"></span>**Table 462: Channels 4-7 Interrupt Mask, Offset: 0x9c4**





#### <span id="page-311-0"></span>**Table 463: Channels 4-7 Error Address, Offset: 0x9c8**



#### <span id="page-311-1"></span>**Table 464: Channels 4-7 Error Select, Offset: 0x9cc**



# **10.9.4 IDMA Debug Registers**

**NOTE:** Reserved for Galileo Technology usage.

#### <span id="page-311-2"></span>**Table 465: X0 Address, Offset: 0x8e0**



# <span id="page-311-3"></span>**Table 466: X0 Command and ID, Offset: 0x8e4**



# <span id="page-311-4"></span>**Table 467: X0 Write Data (Low), Offset: 0x8e8**



#### <span id="page-311-5"></span>**Table 468: X0 Write Data (High), Offset: 0x8ec**





#### <span id="page-312-0"></span>**Table 469: X0 Write Byte Enables, Offset: 0x8f8**



#### <span id="page-312-1"></span>**Table 470: X0 Read Data (Low), Offset: 0x8f0**



#### <span id="page-312-2"></span>**Table 471: X0 Read Data (High), Offset: 0x8f4**



# <span id="page-312-3"></span>**Table 472: X0 Read ID, Offset: 0x8fc**



## <span id="page-312-4"></span>**Table 473: X1 Address, Offset: 0x9e0**



#### <span id="page-312-5"></span>**Table 474: X1 Command and ID, Offset: 0x9e4**



# <span id="page-312-6"></span>**Table 475: X1 Write Data (Low), Offset: 0x9e8**



# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001 Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 313



## <span id="page-313-0"></span>**Table 476: X1Write Data (High), Offset: 0x9ec**



#### <span id="page-313-1"></span>**Table 477: X1 Write Byte Enables, Offset: 0x9f8**



#### <span id="page-313-2"></span>**Table 478: X1 Read Data (Low), Offset: 0x9f0**



# <span id="page-313-3"></span>**Table 479: X1 Read Data (High), Offset: 0x9f4**



# <span id="page-313-4"></span>**Table 480: X1 Read ID, Offset: 0x9fc**





# **11. TIMER/COUNTERS**

There are eight 32-bit wide timer/counters on the GT-64240A. Each timer/counter can be selected to operate as a timer or as a counter.

Each timer/counter decrements with every Tclk rising edge.

In Counter mode, the counter counts down to terminal count, stops, and issues an interrupt.

In Timer mode, the timer counts down, issues an interrupt on terminal count, reloads itself to the programmed value, and continues to count.

Reads from the counter or timer are done from the counter itself, while writes are to its register. This means that read results are in the counter's real time value.

Each timer/counter can be configured to have an external count enable input, through one of the MPP pins. In this configuration, the counter counts down as long as the count enable pin is active low.

Each timer/counter has a TCTcnt output pin. This pin is asserted when the counter reaches zero. It is also muxed on the MPP pins. The Timer/Counter 0-3 Control register's TCnt Width bits (see [Table 490 on page 317\)](#page-316-3) determine if TcTcnt is asserted for one or two Tclk cycles.

ie counter or timer are done from the counter itself, while writes are to its register in the counter's real time value.<br>
unter can be configured to have an external count enable input, through one of<br>
unter has a TCTcnt o ascade two timers to generate a 64-bit timer. Ca<br>the second timer's TCEn input. With this config<br>cond counter decrements by one.<br>count enable input, it is necessary to configure t<br>ne TCIk cycle after the counter reaches ze If a wider timer is required, cascade two timers to generate a 64-bit timer. Cascade the timers by connecting the first timer's TCTcnt output to the second timer's TCEn input. With this configuration, each time the first counter reaches terminal count the second counter decrements by one.

**NOTE:** If using an external count enable input, it is necessary to configure the appropriate MPP pin prior to counter activation.

TCTcnt is asserted one TClk cycle after the counter reaches zero.

MPP pins can also be configured to act as timer/counter terminal count output pins. In this configuration, the corresponding MPP pin is asserted low whenever the timer/counter reaches terminal count.

# **11.1 Timers/Counters Registers**







## **Table 481: IDMA Descriptor Register Map (Continued)**



## <span id="page-315-0"></span>**Table 482: Timer/Counter 0, Offset: 0x850**



# <span id="page-315-1"></span>**Table 483: Timer/Counter 1, Offset: 0x854**



### <span id="page-315-2"></span>**Table 484: Timer/Counter 2, Offset: 0x858**



#### <span id="page-315-3"></span>**Table 485: Timer/Counter 3, Offset: 0x85c**



#### <span id="page-315-4"></span>**Table 486: Timer/Counter 4, Offset: 0x950**





## <span id="page-316-0"></span>**Table 487: Timer/Counter 5, Offset: 0x954**



# <span id="page-316-1"></span>**Table 488: Timer/Counter 6, Offset: 0x958**



#### <span id="page-316-2"></span>**Table 489: Timer/Counter 7, Offset: 0x95c**



# <span id="page-316-3"></span>**Table 490: Timer/Counter 0-3 Control, Offset: 0x864**





#### **Table 490: Timer/Counter 0-3 Control, Offset: 0x864 (Continued)**







# **Table 490: Timer/Counter 0-3 Control, Offset: 0x864 (Continued)**

# <span id="page-318-0"></span>**Table 491: Timer/Counter 0-3 Interrupt Cause, Offset: 0x868**





# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 319





# **Table 492: Timer/Counter 0-3 Interrupt Mask, Offset: 0x86c**

#### <span id="page-319-0"></span>**Table 493: Timer/Counter 4-7 Control, Offset: 0x964**



# <span id="page-319-1"></span>**Table 494: Timer/Counter 4-7 Interrupt Cause, Offset: 0x968**



# <span id="page-319-2"></span>**Table 495: Timer/Counter 4-7 Interrupt Mask, Offset: 0x96c**





# **12. COMMUNICATION UNIT**

The GT-64240A's integrates the following into its communication unit:

- Three ethernet controllers
- Two MPSC controllers
- SDMAs
- Baude rate generators
- An  $I^2C$  interface
- **NOTE:** It is only possible to use all three Ethernet controllers when configured to RMII, see Section 19. *'Pins* Multiplexing" on page 480.

The communication unit acts as a master or slave interface:

- Slave interface: CPU or PCI access to its internal registers.
- Master interface: Communication controller's SDMAs access to the memory or PCI bus.

# **12.1 Address Decoding**

iplexing" on page 480.<br>
ication unit acts as a master or slave interface:<br>
e interface: CPU or PCI access to its internal registers.<br>
Her interface: COmmunication controller's SDMAs access to the memory or PC<br> **dress Decod BEFACT:**<br> **POCITLY:**<br> **PERTURE:**<br> **PERTUR** With each communication controllers transactions, the address (buffer, descriptor, or hash table address) is first compared against the CPU interface address decoding registers to select the target interface (SDRAM, Device, PCI bus). The address decoding process is similar to the CPU address decoding, see Section 3.1 "CPU Address" Decoding" on page 44).

**NOTE:** CPU addresses is 36-bit wide. The upper four address bits are programed in each port Address Control register. These four upper bits are fixed for the whole SDMA operation. The communication controller buffers and descriptors addresses are restricted to not cross the 4Gbyte (32-bit address) boundary.

If the address does not match any of the address windows, an interrupt is generated. In case of a descriptor fetch, the SDMA engine also halts.

Cases may occur when the buffers or descriptors are located on a device on the PCI bus that is not mapped by the CPU interface PCI windows. In this case, use the PCI override feature. Buffer, descriptor, or hash table address of each controller can be marked as PCI override. This means the controller accesses the PCI interface directly without executing address decoding.

The PCI interface supports 64-bit addressing. Each communication controller can generate a 64-bit address to the PCI interface via the PCI High Address register. If the PCI High Address register value is '0', the PCI master issues a SAC transaction. If it is not '0' (which means the address is beyond 4Gbyte space), the PCI master generates a DAC transaction.

**NOTES:**There is no Communication Unit address remapping to the PCI. It is not required due to the PCI override feature.

The Communication Unit always uses its own PCI High Address registers, even if not using PCI override.



# **12.2 Access Protection**

Each communication controller transaction address is also checked against the CPU Interface Access Protect registers. If the address matches one of those regions and the transaction violates the region protection, an interrupt is asserted. Also, in case of the violation occurring during a descriptor fetch, the SDMA halts. For full details, see Section 4.2 "CPU Access Protection" on page 57.

**NOTE:** The communication controller access protection covers write protect and access protect. Unlike the CPU, there is no caching protection (it is meaningless in the case of comm port access).

# **12.3 Big and Little Endian Support**

The GT-64240A supports both Little and Big Endian conventions. The device endianess is determined via CPU Configuration register's Endianess bit [12], see Table 92 on page 88.

Since the internal registers of the device are always set in Little Endian mode, if the device is configured to Big Endian, the descriptors fetched from memory must be converted to Little Endian before being placed in the device registers. Each communication controller performs this data swapping. Also, each of the controllers must be programmed to treat the transmit/receive data as Little or Big Endian. See Section 13. "10/100Mb Ethernet Unit" on page 339 and Section 15. "MPSC Serial DMAs (SDMA)" on page 457 sections for more details.

**MAR[Y](#page-456-0) EXECTS THEORY INTERED SERVING THEORY (SUPPORT) THEORY [CO](#page-456-0)NDUCTS SUPPORT SERVISTS OF THE REAL THEORY OF THE REAL THEORY SERVISTING THEORY OF THE ART CONDUCTS SERVICTS FOR A AND CONDUCT THEORY CONDUCTS AND AND CONDUCT A** In addition, the GT-64240A supports access to Little and Big Endian devices on the PCI bus. When the comm port uses the CPU address decoding registers, it also uses the CPU interface PCISwap control to determine data swapping on the PCI master interface (see Section 4.11 "CPU Endian Support" on page 71). When the comm port uses the PCI override feature, it uses the following bits in the port's Address Control (Low) register (Table [497 on page 326\)](#page-325-0) to control the PCI master interface data swapping:

**DO NOTE** 

- RxBPCISwap
- RxDPCISwap
- TxBPCISwap
- TxDPCISwap
- HashPCISwap

# **12.4 Arbitration**

The different communication controllers share the same data path to the other GT-64240A interfaces. Arbitration over this data path is performed inside the communication unit, using a weighted round-robin arbiter.

The communication unit serves one request at a time. Since the GT-64240A's internal data path bandwidth (64bit @ 133MHz) is much higher than the total bandwidth required by ALL communication ports, it is designed to guarantee that there will never be an overrun or underrun condition.

Each agent (E0, E1, E2, SDMAs,  $I^2C$ ) is assigned a programmable priority (high, medium, or low), and the arbitration is done according to these priorities. A simple Round Robin arbitration is performed within each priority level. A weighted function is implemented for arbitrating between the high, medium and the low priority groups.

[Figure 39](#page-323-0) shows the arbitration flow.

The Arbitration flow works as follows:



• The three request signals (High req, Mid req, Low req) are generated by "ANDing" each of the request lines with its respective priority attribute, and ORing the results. For example:

High req = (req [0] AND (req prio[0]==high)) OR (req [1] AND (req prio[1]==high)) OR...

- Two counters are associated with the priority scheme High cnt and Mid cnt. The counters assign different weights to each priority level. Each counter is a count down counter that decrements each time its corresponding priority request is granted. When the count expires, a slot opens for lower priority requests.
- ï When the mid and high counters reach zero, they return to their preset values. These preset values are set in the Comm Unit Arbiter Control register's MCntVal (mid) and HCntVal (high) bits, see Table 530 [on page 334](#page-333-0).

MARY COMPANY CONFIDENTIAL **DO NOTERFROOTER** 



<span id="page-323-0"></span>**Figure 39: Comm Unit Arbiter Flow** 




# **12.5 Communication Unit Registers**

## **Table 496: Communication Unit Register Map**







#### **Table 496: Communication Unit Register Map (Continued)**

## <span id="page-325-0"></span>**Table 497: Ethernet 0 Address Control (Low), Offset: 0xf200**







## **Table 497: Ethernet 0 Address Control (Low), Offset: 0xf200 (Continued)**

## <span id="page-326-0"></span>**Table 498: Ethernet 0 Address Control (High), Offset: 0xf204**





#### **Table 498: Ethernet 0 Address Control (High), Offset: 0xf204 (Continued)**



## <span id="page-327-0"></span>**Table 499: Ethernet 0 Receive Buffer PCI High Address, Offset: 0xf208**



#### <span id="page-327-1"></span>**Table 500: Ethernet 0 Transmit Buffer PCI High Address, Offset: 0xf20c**



#### <span id="page-327-2"></span>**Table 501: Ethernet 0 Receive Descriptor PCI High Address, Offset: 0xf210**





#### <span id="page-328-0"></span>**Table 502: Ethernet 0 Transmit Descriptor PCI High Address, Offset: 0xf214**



#### <span id="page-328-1"></span>**Table 503: Ethernet 0 Hash Table PCI High Address, Offset: 0xf218**



## <span id="page-328-2"></span>**Table 504: Ethernet 1 Address Control (Low), Offset: 0xf220**



#### <span id="page-328-3"></span>**Table 505: Ethernet 1 Address Control (High), Offset: 0xf224**



#### <span id="page-328-4"></span>**Table 506: Ethernet 1 Receive Buffer PCI High Address, Offset: 0xf228**



#### <span id="page-328-5"></span>**Table 507: Ethernet 1 Transmit Buffer PCI High Address, Offset: 0xf22c**



#### <span id="page-328-6"></span>**Table 508: Ethernet 1 Receive Descriptor PCI High Address, Offset: 0xf230**





#### <span id="page-329-0"></span>**Table 509: Ethernet 1 Transmit Descriptor PCI High Address, Offset: 0xf234**



#### <span id="page-329-1"></span>**Table 510: Ethernet 1 Hash Table PCI High Address, Offset: 0xf238**



## <span id="page-329-2"></span>**Table 511: Ethernet 2 Address Control (Low), Offset: 0xf240**



#### <span id="page-329-3"></span>**Table 512: Ethernet 2 Address Control (High), Offset: 0xf244**



## <span id="page-329-4"></span>**Table 513: Ethernet 2 Receive Buffer PCI High Address, Offset: 0xf248**



#### <span id="page-329-5"></span>**Table 514: Ethernet 2 Transmit Buffer PCI High Address, Offset: 0xf24c**



#### <span id="page-329-6"></span>**Table 515: Ethernet 2 Receive Descriptor PCI High Address, Offset: 0xf250**





#### <span id="page-330-0"></span>**Table 516: Ethernet 2 Transmit Descriptor PCI High Address, Offset: 0xf254**



#### <span id="page-330-1"></span>**Table 517: Ethernet 2 Hash Table PCI High Address, Offset: 0xf258**



## <span id="page-330-2"></span>**Table 518: MPSC 0 Address Control (Low), Offset: 0xf280**



Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 331



## **Table 518: MPSC 0 Address Control (Low), Offset: 0xf280 (Continued)**



## <span id="page-331-0"></span>**Table 519: MPSC 0 Address Control (High), Offset: 0xf284**





#### <span id="page-332-0"></span>**Table 520: MPSC 0 Receive Buffer PCI High Address, Offset: 0xf288**



#### <span id="page-332-1"></span>**Table 521: MPSC 0 Transmit Buffer PCI High Address, Offset: 0xf28c**



#### <span id="page-332-2"></span>**Table 522: MPSC 0 Receive Descriptor PCI High Address, Offset: 0xf290**



#### <span id="page-332-3"></span>**Table 523: MPSC 0 Transmit Descriptor PCI High Address, Offset: 0xf294**



#### <span id="page-332-4"></span>**Table 524: MPSC 1 Address Control (Low), Offset: 0xf2c0**



#### <span id="page-332-5"></span>**Table 525: MPSC 1 Address Control (High), Offset: 0xf2c4**



#### <span id="page-332-6"></span>**Table 526: MPSC 1 Receive Buffer PCI High Address, Offset: 0xf2c8**





## <span id="page-333-0"></span>**Table 527: MPSC 1 Transmit Buffer PCI High Address, Offset: 0xf2cc**



## <span id="page-333-1"></span>**Table 528: MPSC 1 Receive Descriptor PCI High Address, Offset: 0xf2d0**



## <span id="page-333-2"></span>**Table 529: MPSC 1 Transmit Descriptor PCI High Address, Offset: 0xf2d4**



## <span id="page-333-3"></span>**Table 530: Comm Unit Arbiter Control, Offset: 0xf300**







## **Table 530: Comm Unit Arbiter Control, Offset: 0xf300 (Continued)**

<span id="page-334-0"></span>





## <span id="page-335-0"></span>**Table 532: Comm Unit Crossbar Timeout, Offset: 0xf304**

**NOTE:** Reserved for Galileo Technology usage.



## <span id="page-335-1"></span>**Table 533: Comm Unit Interrupt Cause, Offset: 0xf3101**



Page 336 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Copyright © 2001 Marvell





## **Table 533: Comm Unit Interrupt Cause, Offset: 0xf3101 (Continued)**

1. All cause bits are "Clear Only." They are set to '1' upon the interrupt event and cleared when the software writes a value of '0'. Writing '1' has no affect.

<span id="page-336-0"></span>







## **Table 534: Comm Unit Interrupt Mask, Offset: 0xf314 (Continued)**

## <span id="page-337-0"></span>**Table 535: Comm Unit Error Address, Offset: 0xf318**





# **13. 10/100Mb Ethernet Unit**

GT-64240A contains three Ethernet controllers. They can be configured to MII or RMII interface.

**NOTE:** In case of MII, only two Ethernet ports are available.

# **13.1 Functional Overview**

The 10/100Mb Ethernet unit handles all functionality associated with moving packet data between local memory or PCI and the Ethernet ports. The unit in the GT-64240A is designed to support three independent 10/100Mb Ethernet ports.

Each 10/100 Mbit port is fully compliant with the IEEE 802.3 and 802.3u standards and integrates the MAC function and a dual speed MII interface. The port's speed (10 or 100Mb/s) as well as the duplex mode (half or full duplex) is auto-negotiated through the PHY and does not require user intervention. The port also features 802.3x flow-control mode for full-duplex and backpressure mode for half duplex.

Integrated address filtering logic provides support for up to 8K MAC addresses. The address table resides in memory and a proprietary hash function is used for address table management. The address table functionality supports Multicast as well as Unicast address entries.

Ethernet ports. The unit in the GT-64240A is designed to support three indeptions.<br>
Mobit port is fully compliant with the IEEE 802.3 and 802.3u standards and interdual and alsead MII interface. The port's speed (10 or 100 In function is used for address table managemer<br>Unicast address entries.<br>
o the address recognition is IGMP packet trappi<br>
order to check if a packet being received is an IC<br>
1 priority queue of the port from which it was An important feature related to the address recognition is IGMP packet trapping mode. In this mode layer 3 hardware analysis is performed in order to check if a packet being received is an IGMP packet. Each packet identified as IGMP is queued in the high priority queue of the port from which it was received. The IGMP analysis is performed on the fly, so it does not impact bandwidth capability.

The Ethernet unit integrates powerful DMA engines, which automatically manage data movement between buffer memory and the ports, and guarantee wire-speed operation on all ports (even when all ports are in 100Mb full-duplex mode). There are two DMA engines per port - one dedicated for receive and the other for transmit.

The DMA logic handles multiple priority queues per port, providing support for priority sensitive data in both directions. There are four receive priority queues and two transmit priority queues per port. Priority information for received packets is either extracted from the packet tag (if the packet is VLAN tagged) or from the destination-address entry in the address table (if the packet is not tagged).

# **13.2 Port Features**

The 10/100Mb Ethernet port provides the following features:

- IEEE 802.3 compliant MAC layer function.
- IEEE 802.3u compliant MII interface.
- 10/100Mb operation half and full duplex.
- Flow control features:
	- IEEE 802.3x flow-control for full-duplex operation mode.
	- Backpressure for half duplex operation mode.
	- Internal and external loop back modes.
- Transmit functions:
	- Short frame (less than 64 bytes) zero padding.
	- Long frames transmission (limited only by external memory size).



- Programmable values for Inter Packet Gap and Blinder timers.
- CRC generation (programmable per packet).
- Automatic frame retransmission upon collision (with programmable retransmit limit).
- Backoff algorithm execution.
- Error report.
- Receive functions:
	- 1/2k or 8k address filtering capability.
	- Address filtering modes:
		- Perfect filtering.
		- Reverse filtering.
		- Promiscuous mode.
		- Broadcast reject mode.
	- IGMP packet trapping (layer 3 analysis in hardware).
	- Automatic discard of errored frames, short (less than 64 bytes) or collided.
	- Reception of long frames (programmable up to 64Kbytes).
	- CRC checking.
	- Pass bad frames mode.
	- Error report.

# **13.3 Operational Description**

## **13.3.1 General Overview**

Exercise Internals and the relation of the relation of the packet trapping (layer 3 analysis in hardware).<br>
Homiscuous mode.<br>
Internal discussed of errored frames, short (less than 64 bytes) or collided<br>
ion of long frames **DO NOT REPRODUCE** The Ethernet unit provides multiple Ethernet ports functionality, with each port capable of running at either 10 or 100Mb/s (half or full-duplex) independently of the other port. Each port interfaces a MII PHY on its serial side and manages packet data transfer between memory and MII. The data is stored in memory buffers, with any single packet spanning multiple buffers if necessary. Upon completion of packet transmission or reception, a status report, which includes error indications, is written by the Ethernet unit to the first or last descriptor associated with this packet.

The buffers are allocated by the CPU and are managed through chained descriptor lists. Each descriptor points to a single memory buffer and contains all the relevant information relating to that buffer (i.e. buffer size, buffer pointer, etc.) and a pointer to the next descriptor. Data is read from buffer or written to the buffer according to information contained in the descriptor. Whenever a new buffer is needed (end of buffer or end of packet), a new descriptor is automatically fetched and the data movement operation is continued using the new buffer.

[Figure 40](#page-340-0) shows an example of memory arrangement for a single packet using three buffers.





<span id="page-340-0"></span>**Figure 40: Ethernet Descriptors and Buffers**

The following sections provide detailed information about the operation and user interface of the Ethernet unit and its logic subsections.

## **13.3.2 Transmit Operation**

In order to initialize a transmit operation, the CPU must do the following:

- 1. Prepare a chained list of descriptors and packet buffers.
- **NOTE:** The TxDMA supports two priority transmit queues high and low. If the user wants to take advantage of this capability, a separate list of descriptors and buffers must be prepared for each of the priority queues.
	- 2. Write the pointer to the first descriptor to the DMA's current descriptor registers (TxCDP) associated with the priority queue to be started. If both priority queues are needed, initialize TxCDP for each queue.
	- 3. Initialize and enable the Ethernet port by writing to the portís configuration and command registers.
	- 4. Initialize and enable the DMA by writing to the DMA's configuration and command registers.

After completing these steps, the DMA starts and performs arbitration between the transmit queues according to the value programmed in Port Configuration Extend register's PRIOtx bits [5:3] (see [Table 556 on page 375](#page-374-0)). The DMA then fetches the first descriptor from the specific queue it decided to serve, and starts transferring data from memory buffer to the Tx-FIFO. When either 384 bytes of packet data are in the FIFO or when the entire packet is in the FIFO (for packets shorter than 384 bytes), the port initiates transmission of the packet across the MII. While data is read from the FIFO, new data is written into the FIFO by the DMA.

For packets that span more than one buffer in memory, the DMA will fetch new descriptors and buffers as necessary.



When transmission is completed, status is written to the first longword of the last descriptor. The Next Descriptor's address, which belongs to the next packet in the queue, is written to the current descriptor pointer register.

This process (starting with DMA arbitration) is repeated as long as there are packets pending in the transmit queues.

[Figure 41](#page-341-0) shows how the Tx descriptors are managed when a two buffers packet is transmitted.

<span id="page-341-0"></span>





Ownership of any descriptor other than the last is returned to CPU upon completion of data transfer from the buffer pointed by that descriptor. The Last descriptor, however, is returned to CPU ownership only after the actual transmission of the packet is completed. While changing the ownership bit of the last descriptor, the DMA also writes status information, which indicates any errors that might have happened during transmission of this packet.

## *13.3.2.1 Retransmission (Collision)*

Full collision support is integrated into the Ethernet port for half duplex operation mode.

In that happens, active transmission is stopped, jam pattern is transmitted and corents. The packet is retransmitted after a waiting period, which conforms to the cordinate are activated after a waiting period, which confo In half duplex operation mode, a collision event is indicated each time receive and transmit are active simultaneously. When that happens, active transmission is stopped, jam pattern is transmitted and collision count for the packet increments. The packet is retransmitted after a waiting period, which conforms to the binary Backoff algorithm specified in the IEEE 802.3 standard. Retransmit process continues for multiple collision events as long as a specified limit is not reached. This retransmit limit, which sets the maximum number or transmit retries for a single packet, is defined by the IEEE 802.3 as 16. However, the user can program a different value (see [Table 563 on page 382](#page-381-0) for more details). The event of a single packet colliding 16 times is known as **EXCES-SIVE COLLISION**.

As long as a packet is being retransmitted, its last descriptor is kept under port ownership. When a successful transmission takes place (i.e. no collision), a status word containing collision information is written to the last descriptor and ownership is returned to CPU.

If a retransmit limit is reached with no successful transmission, a status word with error indication is written to the packet's last descriptor, and the transmit process continuous with the next packet.

**DO NOTE 19 ANDEL SET ASSEMBLE ASSEMBLE ASSEMBLE AND COLUSION**), a status word containing collision turned to CPU.<br> **PO NOTE 1** with no successful transmission, a status word d the transmit process continuous with the next It is important to note that collision is considered legal only if it happens before transmitting the 65th byte of a packet. Any collision event that happens outside the first 64 byte window is known as **LATE COLLISION**, and is considered a fatal network error. Late collision is reported to the CPU through packet status, and no retransmission is done.

**NOTE:** A collision occurring during the transmission of the transmit packet's last two bytes are not detected.

## *13.3.2.2 Zero Padding (for short packets)*

Zero Padding is a term used to denote the operation of adding zero bytes to a packet. This feature is used for CPU off-loading.

The Ethernet port offers a per packet padding request bit in the Tx descriptor. This causes the port logic to enlarge packets shorter than 64 bytes by appending zero bytes. When this feature is used, only packets equal or larger than 64 bytes are transmitted as is. Packets smaller than 64 bytes are zero padded and transmitted as 64 byte packets.

## *13.3.2.3 CRC Generation*

Ethernet CRC denotes four bytes of Frame-Check-Sequence appended to each packet.

CRC logic is integrated into the port and can be used to automatically generate and append CRC to a transmitted packet. One bit in the Tx descriptor is used for specifying if CRC generation is required for a specific packet.



## *13.3.2.4 Tx DMA Descriptors*

[Figure 42](#page-343-0) depicts the format of Tx DMA descriptors. The following set of restrictions apply to TX descriptors:

- Descriptor length is 4LW and it must be 4LW aligned (i.e. Descriptor Address[3:0]=0000).
- Descriptors may reside anywhere is CPU address space except for NULL address (0x00000000), which is used to indicate end of descriptor chain.
- Last descriptor in the linked chain must have a NULL value in its NextDescriptorPointer field.
- TX buffers associated with TX descriptors are limited to 64K bytes and can reside anywhere in memory. However, buffers with a payload smaller than 8 bytes must be aligned to 64-bit boundary. [Figure 43](#page-343-1)  illustrates possible alignments for 5 byte payload.

## <span id="page-343-0"></span>**Figure 42: Ethernet TX Descriptor**



## <span id="page-343-1"></span>**Figure 43: Ethernet TX Buffer Alignment Restrictions (5 byte payload)**



[Table 536](#page-344-0) through [Table 539](#page-345-0) provide detailed information about the TX descriptor.





## <span id="page-344-0"></span>**Table 536: Ethernet TX Descriptor - Command/Status word**

Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 345





#### **Table 536: Ethernet TX Descriptor - Command/Status word (Continued)**

## **Table 537: Ethernet TX Descriptor - Byte Count**



## **Table 538: Ethernet TX Descriptor - Buffer Pointer**



#### <span id="page-345-0"></span>**Table 539: Ethernet Tx Descriptor - Next Descriptor Pointer**





## *13.3.2.5 Tx DMA Pointer Registers*

The TX DMA employs a single 32-bit pointer register per queue: TxCDP.

TxCDP - TX DMA Current Descriptor Pointer.

TxCDP is a 32-bit register used to point to the current descriptor of a transmit packet. The CPU must initialize this register before enabling DMA operation. The value used for initialization should be the address of the first descriptor to use.

## *13.3.2.6 Tx DMA Notes*

Transmit DMA process is packet oriented. The transmit DMA does not close the last descriptor of a packet, until the packet has been fully transmitted. When closing the last descriptor, the DMA writes packet transmission status to the Command/Status word and resets the ownership bit. A TxBuffer maskable interrupt is generated if the EI bit in the last descriptor is set.

Transmit DMA stops processing a Tx queue whenever a descriptor with a NULL value in the Next Descriptor Pointer field is reached or when a CPU owned descriptor is fetched. When that happens, a Tx\_End maskable interrupt is generated. In order to restart the queue, the CPU should issue a Start Tx command by writing '1' to the Start  $Tx$  bit in the DMA command register.  $<sup>1</sup>$ </sup>

The transmit DMA does not expect a NULL Next Descriptor Pointer or a CPU owned descriptor in the middle of a packet. When that happens, the DMA aborts transmission and stops queue processing. A Tx\_Resource\_Error maskable interrupt is generated. In order to restart the queue, the CPU should issue a Start\_Tx command.

A transmit underrun occurs when the DMA can not access the memory fast enough and packet data is not transferred to the FIFO before the FIFO gets empty. In this case, the DMA aborts transmission and closes the last descriptor with a UR bit set in the status word. Also, a Tx\_Underrun maskable interrupt is generated. Transmit process continues with the next packet.

A process is packet oriented. The transmit DMA does not close the last description<br>
is been fully transmitted. When closing the last descriptor, the DMA writes packet<br>
mannd/Status word and resets the ownership bit. A TxB command register.<sup>1</sup><br>
xpect a NULL Next Descriptor Pointer or a CPU<br>
the DMA aborts transmission and stops queue <sub>1</sub><br>
d. In order to restart the queue, the CPU should<br>
hen the DMA can not access the memory fast e<br>
FIFO get In order to stop DMA operation before the DMA reaches the end of descriptor chain, the CPU should issue a STOP command by writing  $1'$  to the Stop  $Tx$  bit in the DMA command register. The DMA stops queue processing as soon as the current packet transmission is completed and its last descriptor returned to CPU ownership. In addition, a Tx\_End maskable interrupt is generated. In order to restart this queue, the CPU should issue a Start\_Tx command.

**NOTE:** Most of the terms used to denote either DMA commands (Start Tx and Stop Tx) or interrupts (TxBuffer, Tx\_End, Tx\_Resource\_Error) actually reflect multiple terms (one per queue). For example, the GT-64240A provides two Start Tx commands. There is a separate Start Tx High command, associated with the high priority queue, and a Start\_Tx\_low command that is related to the low priority queue. The same applies to the other commands and interrupts listed above.

When the Serial DMA fetches a descriptor from DRAM, it expects the descriptor in Little Endian format. However, since the DRAM byte order matches the CPU, consideration must be made when working with a CPU set for Big Endian.

If the software prepares the descriptors using 32-bit load/store operation, the descriptors must be word swapped when placed in DRAM. This means that the Tx descriptor must appear as described in [Figure 44](#page-347-0).

<sup>1.</sup> When the DMA stops due to NULL descriptor pointer, the CPU has to write TxCDP before issuing a Start\_Tx command. Otherwise, TxCDP remains NULL and the DMA can not restart queue processing.



#### <span id="page-347-0"></span>**Figure 44: Word Swapped Ethernet TX Descriptor**



## **13.3.3 Receive Operation**

In order to initialize a receive operation, the CPU must do the following:

- 1. Prepare a chained list of descriptors and packet buffers.
- **NOTE:** The RxDMA supports four priority queues. If the user wants to take advantage of this capability, a separate list of descriptors and buffers should be prepared for each of the priority queues.
	- 2. Write the pointer to the first descriptor to the DMA's first and current descriptor registers (RxFDP, RxCDP) associated with the priority queue to be started. If multiple priority queues are needed, the user has to initialize RxFDP and RxCDP for each queue.
	- 3. Initialize and enable the Ethernet port by writing to the port's configuration and command registers.
	- 4. Initialize and enable the DMA channel by writing to the DMA's configuration and command registers.

**Example 18 All the CPU must do the following:**<br> **Example 26 a** receive operation, the CPU must do the following:<br>
Chained list of descriptors and packet buffers.<br>
MA supports four priority queues. If the user wants to tak In the price of the price of the print<br>
Internal diversity of the DMA's first and current des<br>
the priority queue to be started. If multiple prior<br>
Ethernet port by writing to the port's configurati<br>
DMA channel by writing After completing these steps, the port starts waiting for a receive frame to arrive at the MII interface. When this occurs, receive data is packed and transferred to the RxFiFO. At the same time, address filtering test is done in order to decide if the packet is destined to this port. If the packet passes address filtering check, a decision is made regarding the destination queue to which this packet should be transferred. When this is done, actual data transfer to memory takes place.

**NOTE:** Packets which fail address filtering are dropped and not transferred to memory.

For packets that span more than one buffer in memory, the DMA will fetch new descriptors as necessary. However, the first descriptor pointer will not be changed until packet reception is done.

When reception is completed, status is written to the first longword of the first descriptor, and the Next Descriptor's address is written to both first and current descriptor pointer registers. This process is repeated for each received packet.

**NOTES:**The RxCDP and RxFDP point to the same descriptor whenever the DMA is ready for receiving a new packet. RxFDP is not modified during packet reception and points to the first descriptor. Only after the packet had been fully received and status information was written to the first LW of the first descriptor, will the ownership bit be reset (i.e. descriptor returned to CPU ownership).

Ownership of any descriptor other than the first is returned to CPU upon completion of data transfer to the buffer pointed by that descriptor. This means that the first descriptor of a packet is the last descriptor to return to CPU ownership (per packet).



## *13.3.3.1 Rx DMA Descriptors*

[Figure 45](#page-348-0) shows the format of Rx DMA descriptors.

The following set of restrictions apply to Rx descriptors:

- Descriptor length is 4LW and it must be 4LW aligned (i.e. Descriptor Address[3:0]=0000).
- Descriptors reside anywhere in the CPU address space except NULL address, which is used to indicate end of descriptor chain.
- Rx buffers associated with Rx descriptors are limited to 64K bytes and must be 64-bit aligned. Minimum size for Rx buffers is 8 bytes.

#### <span id="page-348-0"></span>**Figure 45: Ethernet Rx DMA Descriptor**



#### <span id="page-348-1"></span>**Table 540: Ethernet Rx Descriptor - Command/Status Word**





## **Table 540: Ethernet Rx Descriptor - Command/Status Word (Continued)**



August 29, 2001 **Confidential** Copyright © 2001 Marvell



#### **Table 540: Ethernet Rx Descriptor - Command/Status Word (Continued)**

## **Table 541: Ethernet Rx Descriptor - Buffer Size/Byte Count**



## **Table 542: Ethernet Rx Descriptor - Buffer Pointer**







## **Table 543: Ethernet Rx Descriptor - Next Descriptor Pointer**

## *13.3.3.2 Rx DMA Pointer Registers*

The Rx DMA employs two 32-bit pointer registers per queue: RxFDP and RxCDP.

RxFDP - Rx DMA First Descriptor Pointer.

**MA Pointer Registers**<br>
bloys two 32-bit pointer registers per queue: RxFDP and RxCDP.<br>
Rx DMA First Descriptor Pointer.<br>
a 32-bit register used to point to the first descriptor of a receive packet. The C<br>
a 32-bit registe RxFDP is a 32-bit register used to point to the first descriptor of a receive packet. The CPU must initialize this register before enabling DMA operation. The value used for initialization should be the address of the first descriptor to use.

RxCDP - Rx DMA Current Descriptor Pointer.

nt Descriptor Pointer.<br>
r used to point to the current descriptor of a rece<br>
enabling DMA operation. The value used for in<br>
alizing RxFDP (i.e. address of first descriptor to<br> **eing Type of Service Queueing**<br>
eive priority RxCDP is a 32-bit register used to point to the current descriptor of a receive packet. The CPU must initialize this register before enabling DMA operation. The value used for initialization should be the same as the value used for initializing RxFDP (i.e. address of first descriptor to use).

## *13.3.3.3 Rx Priority Queueing Type of Service Queueing*

The GT-64240A supports four receive priority queues. The GT-64240A assigns priority to each packet according to the following algorithm:

- 1. The following packet types are always transferred to the HIGH priority queue:
	- IGMP packets (on IPv4, IPv6 over Ethernet/IEEE 802.3 SNAP).
		- The IGMP packets are trapped only if the Port Configuration Extend register's IGMP bit [0] is set to  $'1'$ , see Table 556 on page 375.
	- BPDU packets. BPDU packets are trapped only if Port Configuration Extend register's IGMP bit  $[1]$  bit is set to '1'.
- 2. The following algorithm is applied to determine the priority of the other packets received:

If the Port Configuration Extend register's PRIOrx Overide bit  $[8]$  is set to  $\dot{1}$ , priority is determined by the register's PRIOrx bits  $[7:6]$ .

Otherwise the following is done:

- If the packet is TAGed (per IEEE 802.1Q definition), priority is set according to the two most significant bits of the priority field in the tag.
- If the destination address is found in the address table (and the packet is not tagged), priority is set according to the priority field in the address table.

In all other cases, priority is determined by Port Configuration Extend register's PRIOrx bits [7:6]. This includes BROADCAST packets, for which address lookup is not performed.

The Type of Service (TOS) queuing algorithm is based on the decoding of the DSCP field from the IP header. The DSCP field is located in the 6-MSB of the second byte in the IP header (See [Figure 46](#page-353-0)). This field is the



index to the 64 IPT Table entries, residing in the GT-64240A Ethernet register space. This table's 2-bit priority output is referred to in the TOS algorithm as tos\_priority.

**NOTE:** The tos priority is only valid if the Ethernet Port Configuration Extend register's DSCPen bit [21] is enabled (see [Table 556 on page 375](#page-374-0)).

If a VLAN tag exists in the packet, the VLAN priority tag is decoded from the 3-MSB bits of the second word in the VLAN tag. This field is the index to the eight entries in the VPT Table, residing in the GT-64240A Ethernet register space. This table's 2-bit priority output is referred to in the algorithm as vlan priority.

The GT-64240A can decode BPDU and IGMP protocol packets, referred to in the TOS algorithm as frame bpdu and frame\_igmp. Protocol detection is controlled by the Ethernet Port Configuration Extend register's BPDU and IGMP bits [1:0].

If protocol detection is turned off, BPDU and IGMP will not send protocol packets to the highest value queue.

The Ethernet Port Configuration Extend register's PRIOrx Override bit [8] takes precedence over tos\_priority or vlan priority. If this bit is set, all packets (except frame bpdu and frame igmp) are sent to the default priority queue (the PRIOrx bit in the Ethernet Port Configuration Extend register).

**MARVELL COMPANY CONFIDENTIAL** mpared to offset 0x8100, referred to in the algorithm as ip\_type. If valid tos\_priority is found in corithm as frame\_tagged.<br>
in the algorithm as frame\_broadcast and are no<br>
eue.<br>
me\_tagged, the GT-64240A sends the packet The packet type is checked after checking the source address, VLAN tag (if it exists) and LLC-SNAP (if it exists). The packet type is compared to offset 0x8100, referred to in the algorithm as vlan\_type**,** or to offset  $0x800$ , referred to in the algorithm as ip type. If valid tos priority is found in vlan type or ip type on the packet, it is referred to in the TOS algorithm as frame\_tagged.

Broadcast packets, referred to in the algorithm as frame\_broadcast and are not marked as frame\_tagged, are also sent to the default priority queue.

If the packet is marked as frame\_tagged, the  $GT-64240A$  sends the packet to the tos\_priority queue or vlan\_priority queue. If both tos\_priority and vlan\_priority are extracted from the packet, the GT-64240A sends the packet to the higher value queue.

If tos priority and vlan priority are missing from the packet, the GT-64240A uses the priority value found in the matched Hash Table entry. The Hash Table entry match, referred to in the algorithm as da\_found, occurs when the destination address matches the entry's address and the entry is valid.

The 2-bit priority value, referred to in the algorithm as ht priority, is located on bits [52:51] of the Hash Table entry. The address to be compared is located on bits [50:3] of the Hash Table entry. The validity of the entry is stated in bits 2:0.

When the Hash Table entry does not return a priority value, the packet is sent to the default priority queue.





## <span id="page-353-0"></span>**Figure 46: Type of Service (TOS) Queueing Algorithm**

## *13.3.3.4 Rx DMA notes*

The Receive DMA process is packet oriented. The DMA does not close the first descriptor of a packet, until the last descriptor of the packet is closed. When closing the first descriptor, the DMA writes status to the Command/ Status word and resets the ownership bit. A RxBuffer maskable interrupt is generated if the EI bit in the first descriptor is set.

The receive DMA never expects a NULL next descriptor pointer or a CPU owned descriptor during normal operation. It is assumed that whenever the receive DMA needs a buffer, a buffer is ready for it. If this is not the case,



the RxDMA engine stops serving the current priority queue and a Rx resource error maskable interrupt is generated. To resume operation of the stopped queue, the following must be performed:

- 1. Read the RxCDP associated with the stopped queue.
- 2. If RxCDP is not NULL, it means that the error is due to a CPU owned descriptor. In this case, flip the ownership bit of the descriptor pointed by RxCDP.
- 3. If RxCDP is NULL, it means that the error is due to a NULL descriptor pointer. In this case, re-initialize the queue by writing a valid pointer to both RxCDP and RxFDP.

Stopping Rx DMA operation is possible using the Rx ABORT command (see [Table 564 on page 383](#page-382-0)).

When the Serial DMA fetches a descriptor from DRAM, it expects the descriptor in Little Endian format. However, since the DRAM byte order matches the CPU, consideration must be made when working with a CPU set for Big Endian.

If the software prepares the descriptors using 32-bit load/store operation, the descriptors must be word swapped when placed in DRAM. This means that the Rx descriptor must appear as described in [Figure 47](#page-354-0).

#### <span id="page-354-0"></span>**Figure 47: Word Swapped Ethernet Rx Descriptor**



## **13.3.4 Ethernet Address Recognition**

This section describes the Hash algorithm and Hash table data structure. The CPU must build this table for the GT-64240A before enabling the Ethernet port.

## *13.3.4.1 Hash Table Structure*

The GT-64240A Hash table is a data structure prepared by the CPU and resides in the system DRAM. Its location is identified by a 32-bit pointer stored in the GT-64240A EHTP internal register (see Table 560 on [page 381\)](#page-380-0). The Hash table must be octet-byte aligned. The lowest three bits of the EHTP register are hard wired to  $\degree 0$ <sup>2</sup>.

There are two possible sizes for the Hash table. Table size is selected by the HS bit in the Ethernet Configuration Register (se[eTable 555 on page 373](#page-372-0)).

- 8K address table. 256KByte of DRAM required
- 1/2K address table. 16KByte of DRAM required

**NOTE:** The user must initialize the Hash table before enabling the Ethernet Controller.

Each Address entry is a two word data field (64 bits) as shown below:



## **Figure 48: Ethernet Hash Table Entry**



The following table describes the Hash table entry fields.

## <span id="page-355-0"></span>**Table 544: Hash Table Entry Fields**





## **13.3.5 Hash Modes**

There are two Hash functions in the GT-64240A; Hash Mode 1 and Hash Mode 0.

## *13.3.5.1 Hash Mode 0*

In Hash mode 0, the Hash entry address is calculated in the following manner:

hashResult[14:0] = hashFunc0(ethernetADD[47:0])

- hashResult is the 15 bits Hash entry address.
- ethernetADD is a 48 bit number, which is derived from the Ethernet MAC address, by nibble swapping in every byte (i.e MAC address of 0x123456789abc translates to ethernetADD of 0x21436587a9cb).
- inverse every nibble; i.e. ethernetADD of 0x21436587a9cb translates to 0x482c6a1e593d

hashFunc0 calculates the hashResult in the following manner:

- hashResult[14:9] = ethernetADD[7:2]
- hashResult[8:0]= ethernetADD[14:8,1,0] XOR ethernetADD[23:15] XOR ethernetADD[32:24]

## *13.3.5.2 Hash Mode 1*

In Hash mode 1, the Hash entry address is calculated in the following manner:

hashResult $[14:0]$  = hashFunc1(ethernetADD $[47:0]$ )

- hashResult is the 15 bits Hash entry address.
- ry address is calculated in the following mannel<br>
1(ethernetADD[47:0])<br>
bits Hash entry address.<br>
bit number, which is derived from the Ethernet<br>
C address of 0x123456789abc translates to eth<br>
i.e. ethernetADD of 0x2143658 • ethernetADD is a 48 bit number, which is derived from the Ethernet MAC address, by nibble swapping in every byte (i.e MAC address of 0x123456789abc translates to ethernetADD of 0x21436587a9cb).
- inverse every nibble; i.e. ethernetADD of 0x21436587a9cb translates to 0x482c6a1e593d

hashFunc1 calculates the hashResult in the following manner:

- hashResult[14:9] = ethernetADD[0:5]
- hashResult[8:0]= ethernetADD[6:14] XOR ethernetADD[15:23] XOR ethernetADD[24:32]

## *13.3.5.3 Hash Entry*

**Encylope Sa 46 on thannel, which is derived from the Enteriate MAR address**, they by the take dadress of 0x123456789abe translates to chemetADD of Core every nibble; i.e. ethermetADD of 0x21436587a9cb translates to 0x482c For each Ethernet address, the Hash table entry address is the lower 13 bits of the hashResult for the 8KByte address table, or the lower 9 bits for the 0.5KByte address table. The entry is an offset from the address base and is octet-byte aligned. The address entry is therefore:

- $8K$  Address Table: tblEntryAdd = EHTP + {hashResult[14:0],000}
- $\cdot$  1/2K Address Table:tblEntryAdd = EHTP + {hashResult[10:0],000}

## *13.3.5.4 Hash Table Numbers*

## *13.3.5.5 Table Filling*

When preparing the Hash table data structure, the CPU must first (typically at boot time) initialize the Hash table memory to  $0^\circ$ .

The table filling algorithm is described below. The hopNumber should be selected and initialized before entering this routine. The Hash table hopNumber (Number of Hops) is 12. After 12 tries to identify an address, the  $GT-$ 64240A passes the address to the CPU and sets the HE (Hash Expired) bit in the descriptor status field. There-



fore, the hopNumber is the number of times the CPU will attempt to write a newly learned Ethernet address into the Hash table.

- Calculate tblEntryAdd according to mode of operation (Hash Mode 1 or Hash Mode 0).
- Check that tblEntry is empty (Valid Bit is "0").
- ï If the tblEntry is empty, Write the hashEntry (Valid, Skip and RD bits and Ethernet Address).
- If the tblEntry is occupied (i.e. Valid bit is 1 and Skip bit is 0), move to tblEntry+1.
- If less than hopNumber tries, Repeat to Step c.

If after hopNumber failed tries, the CPU has been unable to located a free table entry. The CPU can then:

- Defragment the table.
- Create a new Hash table using the alternate Hash Mode, which may redistribute the addresses more evenly in the table.

In cases where more than one address is mapped to the same table entry, an address chain is created. In this case, when the CPU needs to erase an address that is part of an address chain, it cannot clear its Valid bit since this would cut the chain. Instead, the CPU should set the Skip bit to '1'. This is shown in Figure 49.

## <span id="page-357-0"></span>**Figure 49: Address Chain**



In case A where Add1-6 has the same Hash function, and thus start with the same tblEntry, the CPU allocates them in the table by increasing tblEntry by one entry each time. Add1 is the first address to be written into the table and Add6 is the last.

When the CPU is required to remove Add2 from the table, it cannot clear its valid bit since that would break the chain from Add1 to Add3. Instead, it sets Add2's Skip bit to '1' (deonted as  $\Box$ ). It is also recommended that the CPU defragments the table from time to time.

## *13.3.5.6 Address Recognition Process*

The following terms are used when referring to the address recognition process.

- **Broadcast** The Frame MAC DA is a broadcast address.
- **Reject BM** Determined by the configuration in the Port Configuration register's BM bit [1], see [Table 555 on page 373](#page-372-0).
- **PM** When enabled, all packets are passed to the CPU. The GT-64240A still executes the Hash process reporting to the CPU, regardless whether the address is in the Hash table or not. Determined by the con-figuration in the Port Configuration register's PM bit [0], see [Table 555 on page 373](#page-372-0).
- **IGMP** The Frame is Internet Group Management Protocol packets. To enable capture, see Port Con-figuration Extend register's IGMP bit [0] on [Table 556 on page 375](#page-374-0)
- **ï BPDU** -The Frame is Bridge Protocol Data unit. To enable capture, see Port Configuration Extend register's BPDU bit  $[1]$  on [Table 556 on page 375](#page-374-0)



- **•** Valid/Skip Valid hash table entry has its valid bit set or the temporary removed hash table entry has its skip bit set. See [Table 544 on page 356](#page-355-0).
- **Match** The frame MAC DA equals the Hash table entry DA, see [Table 544 on page 356.](#page-355-0)
- ï **RD Bit** Receive/Discard the frame bit from the hash table entry, see [Table 544 on page 356.](#page-355-0)
- ï **HOP Expired** The number of Hash table entries fetched excede 12.
- **HDM** See the Port Configuration register's HDM bit [14] ([Table 555 on page 373\)](#page-372-0).
- **Miss** Address is not found in the table. Indication copied to transmit descriptor M bit [12], Table 540 [on page 349](#page-348-1).
- ï **HE** Hash expired ication copied to transmit descriptor HE bit [13], [Table 540 on page 349.](#page-348-1)

The GT-64240A address recognition process is illustrated by Figure 50.

#### <span id="page-358-0"></span>**Figure 50: Address Filtering Process**





The GT-64240A uses the HE (Hash Expired) and M (Match) bits in the descriptor for reporting the packet filtering status. [Table 545](#page-359-0) describes the various reports and summarizes their meaning.

HE	М	Condition
0	$\Omega$	Hash Table No Hit
		The address was not found in the Hash table, but Promiscuous Mode is enabled
0	1	Hash Table Hit
		Either by an address found in the Hash table and RD bit set OR by an address that was not found in the Hash table, in case that
		HDM bit is set
1	0	Hash Table Expired
		The hopNumber expired before the address was found in the Hash table
1	1	UnUsed
13.4.1		<b>13.4 Ethernet Port</b> <b>Network Interface</b>
The Ethernet port interfaces directly to a MII (Media Independent Interface) PHY compliant with dard (please refer to IEEE 802.3u Fast Ethernet standard for detailed interface and timing inform port has the following characteristics:		
Capable of supporting both 10 Mbps and 100 Mbps data rates in half or full duplex mod		
	Data and delimiters are synchronous to clock references.	
٠	Provides independent 4-bit wide transmit and receive paths.	
٠	Uses TTL signal levels.	
	Provides a simple management interface (common to all ports).	
	Capable of driving a limited length of shielded cable	

<span id="page-359-0"></span>**Table 545: Packet Filtering Status**

# **13.4 Ethernet Port**

## **13.4.1 Network Interface**

**DO NOT REPRODUCE** The Ethernet port interfaces directly to a MII (Media Independent Interface) PHY compliant with the IEEE standard (please refer to IEEE 802.3u Fast Ethernet standard for detailed interface and timing information). The MII port has the following characteristics:

- Capable of supporting both 10 Mbps and 100 Mbps data rates in half or full duplex modes.
- ï Data and delimiters are synchronous to clock references.
- Provides independent 4-bit wide transmit and receive paths.
- Uses TTL signal levels.
- Provides a simple management interface (common to all ports).
- Capable of driving a limited length of shielded cable.

The port incorporates all the required digital circuitry to interface with a 100BaseTx, 100BaseT4, and 100BaseFX MII PHYs.

## *13.4.1.1 10/100 MII/RMII Compatible Interface*

The port's MAC (Media Access Control) logic supports connection to a 10Mbps or 100Mbps network.

The MII interface consists of a separate nibble-wide stream for both transmit and receive data. Data transfers are clocked by the 25 MHz transmit and receive clocks in 100 Mbps operation, or by 2.5 MHz transmit and receive clocks in 10 Mbps operation. The clock inputs are driven by the PHY, which controls the clock rate according to the network connection speed.


The RMII interface consists of a separate 2bit-wide stream for both transmit and receive data. Data transfers are clocked by the 50 MHz clock in both 100 Mbps and 10 Mbps operation. The clock input is driven by an external source.

## *13.4.1.2 Media Access Control (MAC)*

The MAC logic performs all of the functions of the 802.3 protocol such as frame formatting, frame stripping, collision handling, deferral to link traffic, etc. It also ensures that any outgoing packet complies with the 802.3 specification in terms of preamble structure - 56 preamble bits are transmitted before Start of Frame Delimiter (SFD).

The MAC operates in half duplex or full duplex modes. In half duplex mode, the MAC's transmit logic checks that there is no competitor for the network media before transmission.

erates in half duplex or full duplex modes. In half duplex mode, the MAC's traction competitor for the network media before transmission. waiting for ide before transmitting, the port handles collisions in a predeterm to t In addition to waiting for idle before transmitting, the port handles collisions in a predetermined way. If two nodes attempt to transmit at the same time, the signals collide and the data on the line is garbled. The port listens while it is transmitting, and can detect a collision. If a collision is detected, 'JAM' pattern is transmitted and retransmission is delayed for a random time period determined by the Backoff algorithm. In full-duplex mode, the port transmits unconditionally.

## *13.4.1.3 Auto-Negotiation for Duplex Mode*

The port's duplex operation mode (either half or full duplex) can be auto-negotiated or set by the CPU.

**CONTIG THE THE SET THE SUPLEM SCHOTED THE SUPLEM SCHED SET THE SUPLEM SCHED THE SUPLEM SCHED THE SUPLEM SCHED AND HERE SUPLEM THE SUPLEM THE SUPLEM THE SUPLEM THE SU** To enable auto-negotiation for duplex, the CPU must set the Port Configuration Extend register's DPLXen bit [9] to í0í. When auto-negotiation for duplex is enabled, the port decodes the duplex mode from the values of the PHY's Auto-Negotiation Advertisement register and Auto-Negotiation Link Partner Ability register at the end of the Auto-Negotiation process. Once the duplex mode is resolved, the Port Status register's Duplex bit [1] is set accordingly.

To resolve the duplex mode, the following operations are continuously performed:

- 1. Read the PHY's Auto-Negotiation Complete status as reported by the PHY bit 1.5 (Register 1, bit 5). If this bit is '0' switch to Half-Duplex mode and continue to read PHY register bit 1.5. Continue to step 2 when PHY bit 1.5 is '1', indicating that Auto-Negotiation is complete.
- **NOTE:** Steps 2 through 6 are performed once for every transition of PHY bit 1.5 from '0' to '1'. Once PHY bit 1.5 remains '1' and PHY registers 4 and 5 have already been read, the port will continue to read PHY register 1, and monitor PHY bit 1.5. However, if after Rst\* deassertion, the PHY bit 1.5 is already read as '1', steps 2 to 6 are performed at least once in order to update the port's duplex mode.

PHY bit 1.2 (Link Status) is read and latched during this same register read operation, regardless of the Auto-Negotiation status.

- 2. Read the Auto-Negotiation Advertisement register, PHY register 4. Continue to step 3.
- 3. Read the Auto-Negotiation Link Partner Ability register, PHY register 5. Continue to step 4.
- 4. Resolve the highest common ability of the two link partners in the following manner (according to the 802.3u Priority Resolution clause 28B.3):

if (bit 4.8 AND bit  $5.8$ ) = '1' then ability is 100BASE-Tx Full Duplex

else if (bit 4.9 AND bit  $5.9$ ) = '1' then ability is 100BASE-T4 Half Duplex

else if (bit 4.7 AND bit  $5.7$ ) = '1' then ability is 100BASE-Tx Half Duplex



else if (bit 4.6 AND bit  $5.6$ ) == '1' then ability is 10BASE-T Full Duplex

else ability is 10BASE-T Half Duplex;

Continue to step 5.

5. Resolve the duplex mode of the two link partners in the following manner:

```
if ((ability == "100BASE-Tx Full Duplex") or (ability == "10BASE-T Full Duplex")) then
   duplex mode = FULL DUPLEX
```
else

```
 duplex mode = HALF DUPLEX;
```
Continue to step 6.

6. Update the Port\_Status register by writing the correct duplex mode bit. Continue with step 1.

## <span id="page-361-0"></span>*13.4.1.4 Auto-Negotiation for Flow Control*

mode FIGE DUFLEX;<br>
to step 6.<br>
ne Port Status register by writing the correct duplex mode bit. Continue with s<br> **D-Negotiation for Flow Control**<br>
(either enabled or disabled) can be auto-negotiated or set by the CPU. In or or disabled) can be auto-negotiated or set by th<br>PU should set the Port Configuration Extend re<br>d register's FCTLen bit [10] to is set to '1', the<br>presence of the Port Configuration Extend re<br>presence if the Configuration Flow control mode (either enabled or disabled) can be auto-negotiated or set by the CPU. In order to enable autonegotiation for flow-control, the CPU should set the Port Configuration Extend register's FCTLen bit [10] (see [Table 556 on page 375](#page-374-0)).

If the the Port Configuration Extend register's FCTLen bit  $[10]$  to is set to '1', then auto-negotiation is initiated in the following cases:

- After RESET.
- After link fail (phy register 1 bit 2).
- **NOTE:** The user may force the port to implement Flow-control by disabling auto-negotiation for flow-control and programming the Port Configuration Extend register's FCTLen bit '1'.

Auto-negotiation for flow-control is done in two stages:

1. Setting Phy advertise word to support Flow Control.

This is done by writing Phy register 4 in order to set advertise bit 10 (phy-reg4 bit 10 - Enable FC). The flow of such a cycle is:

- Read Phy register 1. If link\_status=1 and was 0 in the last cycle continue.
- Read Phy register 4.
- Write Phy register 4 with bit 10 set.
- 2. Reading Phy Flow-Control status and determine result.

This is done by constantly reading PHY's register 4 and register 5 in order to determine if Flow-control is supported or not. Only if both link partners support FC (registers 4.10 and 5.10 are both SET), Port Status register's Fctl bit  $[2]$  is set to '1' (see [Table 558 on page 378\)](#page-377-0), and the port will send PAUSE packets when instructed to do so by the CPU. Otherwise, the Fctl bit is set to  $0^{\circ}$ , indicating that the support for 802.3x flow-control is disabled.

## *13.4.1.5 Backoff Algorithm Options*

The port implements the truncated exponential Backoff algorithm defined by the 802.3 standard. Aggressiveness of the Backoff algorithm used is controlled by the Serial Parameters register's Limit4 bit [22] (see Table 559 on [page 379\)](#page-378-0).



The Limit4 bit controls the number of consecutive packet collisions that will occur before the collision counter is reset.

When Limit4 feature is disabled, the port resets its collision counter after 16 consecutive retransmit trials and restarts the Backoff algorithm. Retransmission is done using the data already stored in the FIFO.

When Limit4 feature is enabled, the port will reset its collision counter and restart the Backoff algorithm after 4 consecutive transmit trials. This makes the port more aggressive in getting hold of the media following a collision. This may result better overall throughput in standardized tests.

## *13.4.1.6 Data Blinder*

The data blinder field (DataBlind in the Serial\_Parameters register) sets the period of time during which the port does not sense the wire before transmission (inhibit time). The default value is 32 bit times.

## *13.4.1.7 Inter Packet Gap (IPG)*

IPG is the minimum idle time between transmission of any two successive packets from the same port. The default (from the standard) is 9.6uS for 10Mbps Ethernet and 960nsec for 100-Mbps Fast Ethernet.

**NOTE:** To make the IPG made smaller or larger than standard definition, program the Serial\_Parameters register's IPG\_DATA bit, see Table 559 on page 379.

## *13.4.1.8 10/100 Mbps MII Transmission*

ther field (DataBlind in the Serial<sub>L</sub> Parameters register) sets the period of time de the wire before transmission (inhibit time). The default value is 32 bit times.<br> *Mer Packet Gap (IPG)*<br>
mimum idle time between tran see Table 559 on page 379.<br> **MII Transmission**<br>
dy for transmission, it samples link activity indi<br>
ne Inter-packet gap (IPG) timer had expired, fra<br>
of the transmitting port, clocked on the rising e<br>
the case of collision When the port has a frame ready for transmission, it samples link activity indicators. If the CRS signal is inactive (no activity on the link), and the Inter-packet gap (IPG) timer had expired, frame transmission begins. The data is transmitted via pins TxD[3:0] of the transmitting port, clocked on the rising edge of TxClk. The signal TxEn is asserted at this same time. In the case of collision, the PHY asserts the COL signal causing the port to stop transmitting the frame and append a jam pattern to the transmitted bit stream. At the end of a collided transmission, the port will back off and attempt to retransmit once the Backoff counter expires. Per the IEEE 802.3 specification, the clock to output delay must be a minimum of 0ns and a maximum of 25ns as shown in [Figure 52.](#page-363-0)

### *13.4.1.9 10/100 Mbps RMII Transmission*

The port starts transmission when it has a frame ready, and Inter-packet gap (IPG) timer has expired.

If in half duplex mode, it also samples CRS DV indicator for no activity. The data is transmitted via pins TxD[1:0] of the transmitting port, clocked on the rising edge of REF\_CLK and the signal Tx\_EN is asserted.

In half duplex mode, in the case of collision (Tx EN asserted with CRS DV), the port stops transmitting the frame and appends a jam pattern to the transmitted bit stream. At the end of a collided transmission, the port backs off and attempts to retransmit once the Backoff counter expires. As the REF\_CLK frequency is 10 times the data rate in 10 Mbps, the value on TxD[1:0] shall be valid so that it may be sampled every 10th cycle. For the RMII, transmission of each octet shall be done a di-bit at a time as per the order described in the [Figure 51](#page-363-1).

## *13.4.1.10 10/100 Mbps RMII Reception*

Frame reception starts with the assertion of CRS DV by the PHY. The port begins sampling incoming data on pins RxD[1:0] on the rising edge of REF\_CLK. Reception ends when CRS\_DV is deasserted by the PHY. The last di-bit sampled by the port is the data present on RxD[1:0] on the last REF\_CLK rising edge in which CRS\_DV is still asserted. CRS\_DV is continuously asserted during reception. If an error is detected while CRS\_DV is asserted, the decoded data is replaced in the receiving stream with "01" until the end of carrier activity. By replacing the data in the remainder of the frame, the CRC check is guaranteed to reject the packet as an error. When no reception takes place, CRS DV should remain de-asserted. As the REF CLK frequency is 10



times the data rate in 10 Mbps, the value of each octet shall be valid so that it may be sampled every 10th cycle. For the RMII, reception of each octet shall be done a di-bit at a time as per the order described in [Figure 51](#page-363-1).

The RMII transmission and reception of each octet is described in [Figure 51](#page-363-1).

<span id="page-363-1"></span>**Figure 51: RMII Di-Bit Stream**

<span id="page-363-0"></span>

## *13.4.1.11 10/100 Mbps MII Reception*

Frame reception starts with the assertion of CRS (while the port is not transmitting) by the PHY.

Once RxDV is asserted, the port begins sampling incoming data on pins RxD[3:0] on the rising edge of RxClk. Reception ends when RxDV is deasserted by the PHY. The last nibble sampled by the port is the nibble present on RxD[3:0] on the last RxClk rising edge in which RxDV is still asserted. During reception RxDV is continuously asserted. If, while RxDV is asserted, RxEr is asserted, it designates current packet as corrupted. When no reception takes place, RxDV should remain deasserted. The input setup time should be a minimum of 10ns and the input hold time must be a minimum of 10ns and shown in [Figure 53](#page-364-0).



<span id="page-364-0"></span>



## *13.4.1.12 10/100 Mbps Full-Duplex Operation*

When operating in Full-duplex mode the port can transmit and receive frames simultaneously.

<sup>1008</sup><sup>**MAY MIN MIN**<br>
MIN MIN<br>
MIN MIN<br>
MIN MIN<br>
mode, the CRS signal is associated with receive frames simultaneous<br>
mode, the CRS signal is associated with received frames only and has no eff<br>
considerably and has no ef</sup> In full-duplex mode, the CRS signal is associated with received frames only and has no effect on transmitted frames. The Col signal is ignored while in Full-duplex mode. Transmission starts when TxEn goes active. Transmission starts regardless of the state of CRS. Reception starts when the CRS signal is asserted indicating traffic on the receive port of the PHY.

## *13.4.1.13 Back Pressure*

The port implements a back pressure algorithm, which is only for use when the port is operating in half duplex mode. It is enabled through the Port Command register's FJ bit [15] (see [Table 557 on page 378\)](#page-377-1).

Example 18 and CRS. Reception starts when the CRS<br>
The state of CRS. Reception starts when the CRS<br> **PO**<br> **P** While in backpressure mode, the port transmits a JAM pattern for a programmable period of time (JAM\_LENGTH). The IPG between two consecutive JAM patterns (or between the last transmit and the first JAM) is also a programmable value (JAM\_IPG). The values are set in Serial\_Parameters register.

## *13.4.1.14 Flow Control*

IEEE 802.3x flow control is enabled while in full-duplex mode. Activating this mode is done by setting the Port Configuration Extend FCTL bit [12] (see Table 556 on page 375) or by enabling auto-negotiation for Flow-Control, see Section 13.4.1.4 "Auto-Negotiation for Flow Control" on page 362.

The port supports 802.3x flow-control (PAUSE packets, in the standard term), if it is operating in full-duplex and if the Port Configuration Extend register's FCTL bit is set to '1'.

When the port receives a PAUSE packet, it does not transmit a new packet for a period of time specified in this PAUSE packet.

A received packet is recognized as flow control PAUSE, if it was received without errors and is either of the following:

- DA = 01-80-C2-00-00-01 and type=88-08 and MAC\_Control\_Opcode=01
- DA = (The port address) and type=88-08 and MAC\_Control\_Opcode=01. The 48-bit port address is in the registers Source\_Address\_Low, Source\_Address\_High. This address is also used as source address for PAUSE packets that the port generates (to DA=01-80-C2-00-00-01)

PAUSE packets are sent by the port when instructed to do so by the CPU. This is done by setting Port Command register's FJ bit [15], see [Table 557 on page 378.](#page-377-1)



## **13.4.2 MII Serial Management Interface (SMI)**

The Ethernet unit has an integrated MII Serial Management Interface (SMI) logic for controlling MII compliant PHYs. This interface consists of two signals: serial data (MDIO); and, clock (MDC).

These signals enable control and status parameters to be passed between the PHYs and the port logic (or CPU). Multiple PHY devices can be controlled using this simple 2-pin interface.

Typically, the SMI unit continuously queries the PHY devices for their link status, without the need for CPU intervention. The PHY addresses for the link query operation are programmable per port in the PHY\_Address register.

read to/from all PHY addresses/registers by writing and reading to/from the SN<br>
with the CPU to directly control a MII compatible PHY device via the SMI control<br>
software to program the PHY into specific operation mode suc A CPU can write/read to/from all PHY addresses/registers by writing and reading to/from the SMI control register. The SMI allows the CPU to directly control a MII compatible PHY device via the SMI control register. This enables the driver software to program the PHY into specific operation mode such as Full Duplex, Loopback, Power Down, 10/100 speed selection as well as control of the PHY device's Auto-Negotiation function, if it exists. The CPU writes commands to the SMI register and the SMI unit performs the actual data transfer via MDIO, which is a bi-directional data pin. These serial data transfers are clocked by the MDC clock output.

### *13.4.2.1 MII Management Frame Structure*

The GT-64240A's SMI cycles support the MII management frame structure.

Frames transmitted on the MII management interface have a structure that is shown in Table 546 and the order of bit transmission is from left to right.



#### <span id="page-365-0"></span>**Table 546: MII Management Frame Format**

The format of the bit transmission's parts is as follows:

#### **Table 547: Bit Transmission Parts**







#### **Table 547: Bit Transmission Parts**

## **13.4.3 SMI Timing Requirements**

When the MDIO signal is driven by the PHY, it is sampled synchronously with respect to the rising edge of MDC. Per IEEE 802.3 specification, the MDC to output delay must be a minimum of 0ns and a maximum of 300ns as shown in Figure 10. Further, when the MDIO signal is driven by the port, it has a minimum of 10ns setup time and minimum of 10ns hold time as shown in Figure 54 and Figure 55.

#### <span id="page-366-0"></span>**Figure 54: MDIO Output Delay**





#### <span id="page-367-0"></span>**Figure 55: MDIO Setup and Hold Time**



## *13.4.3.1 Link Detection and Link Detection Bypass (ForceLinkPass)*

Typically, the port continuously queries the PHY devices for their link status without CPU intervention.

The PHY addresses used for the link query are determined by the PHY\_Address register and are programmable for each port. The port alternately reads register 1 from the PHYs and updates the internal link bits according to the value of bit 2 of register 1. In the case of "link down" (i.e. bit 2 is  $\degree$ 0"), that port will enter link test fail state.

In this state, all of the port's logic is reset. The port exits from link test fail state only when the "link is up" (i.e. bit 2 of register 1 is read from the port's PHY as  $'1'$ ).

There is an option to disable the link detection mechanism by forcing the link state of a specific port. This is done by setting Port Configuration Extend register's FLP bit [11](see Table 556 on page 375).

# **13.5 Fast Ethernet Unit Registers**

#### **Table 548: Ethernet Unit Register Map**



#### **Table 549: Ethernet0 Register Map**



August 29, 2001 **Confidential** Copyright © 2001 Marvell

Page 368 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A

## **Table 549: Ethernet0 Register Map (Continued)**



#### **Table 550: Ethernet1 Register Map**



# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001



## **Table 550: Ethernet1 Register Map (Continued)**





## **Table 551: Ethernet2 Register Map**



Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 371



#### **Table 552: IP Differentiated Services Register Map**



## **13.5.1 Ethernet Unit Registers**

#### <span id="page-371-0"></span>**Table 553: PHY Address Register, Offset: 0x2000**



## <span id="page-371-1"></span>**Table 554: SMI Register (SMIR), Offset: 0x2010**







#### **Table 554: SMI Register (SMIR), Offset: 0x2010**

## **13.5.2 Ethernet Registers**

## <span id="page-372-0"></span>**Table 555: Port Configuration Register (PCR)**

- Ethernet0 Offset: 0x2400
- Ethernet1 Offset: 0x2800
- Ethernet2 Offset: 0x2c00





## **Table 555: Port Configuration Register (PCR) (Continued)**

- Ethernet0 Offset: 0x2400
- Ethernet1 Offset: 0x2800
- Ethernet2 Offset: 0x2c00





#### **Table 555: Port Configuration Register (PCR) (Continued)**

- Ethernet0 Offset: 0x2400
- Ethernet1 Offset: 0x2800
- Ethernet2 Offset: 0x2c00



#### <span id="page-374-0"></span>**Table 556: Port Configuration Extend Register (PCXR)**

- Ethernet0 Offset: 0x2408
- Ethernet1 Offset: 0x2808
- Ethernet2 Offset: 0x2c08





## **Table 556: Port Configuration Extend Register (PCXR) (Continued)**

- Ethernet0 Offset: 0x2408
- Ethernet1 Offset: 0x2808
- Ethernet2 Offset: 0x2c08





## **Table 556: Port Configuration Extend Register (PCXR) (Continued)**

- Ethernet0 Offset: 0x2408
- Ethernet1 Offset: 0x2808
- Ethernet2 Offset: 0x2c08





#### <span id="page-377-1"></span>**Table 557: Port Command Register (PCMR)**

- Ethernet0 Offset: 0x2410
- Ethernet1 Offset: 0x2810
- Ethernet2 Offset: 0x2c10



#### <span id="page-377-0"></span>**Table 558: Port Status Register (PSR)**

- Ethernet0 Offset: 0x2418
- Ethernet1 Offset: 0x2818
- Ethernet2 Offset: 0x2c18





#### **Table 558: Port Status Register (PSR) (Continued)**

- Ethernet0 Offset: 0x2418
- Ethernet1 Offset: 0x2818
- Ethernet2 Offset: 0x2c18



#### <span id="page-378-0"></span>**Table 559: Serial Parameters Register (SPR)**

- Ethernet0 Offset: 0x2420
- Ethernet1 Offset: 0x2820
- Ethernet2 Offset: 0x2c20





## **Table 559: Serial Parameters Register (SPR) (Continued)**

- Ethernet0 Offset: 0x2420
- Ethernet1 Offset: 0x2820
- Ethernet2 Offset: 0x2c20





#### <span id="page-380-0"></span>**Table 560: Hash Table Pointer Register (HTPR)**

- Ethernet0 Offset: 0x2428
- Ethernet1 Offset: 0x2828
- Ethernet2 Offset: 0x2c28



#### <span id="page-380-1"></span>**Table 561: Flow Control Source Address Low (FCSAL)**

- Ethernet0 Offset: 0x2430
- Ethernet1 Offset: 0x2830
- Ethernet2 Offset: 0x2c30



#### <span id="page-380-2"></span>**Table 562: Flow Control Source Address High (FCSAH)**

- Ethernet0 Offset: 0x2438
- Ethernet1 Offset: 0x2838
- Ethernet2 Offset: 0x2c38





## <span id="page-381-0"></span>**Table 563: SDMA Configuration Register (SDCR)**

- Ethernet0 Offset: 0x2440
- Ethernet1 Offset: 0x2840
- Ethernet2 Offset: 0x2c40





## <span id="page-382-0"></span>**Table 564: SDMA Command Register (SDCMR)**

- Ethernet0 Offset: 0x2448
- Ethernet1 Offset: 0x2848
- Ethernet2 Offset: 0x2c48





#### **Table 564: SDMA Command Register (SDCMR) (Continued)**

- Ethernet0 Offset: 0x2448
- Ethernet1 Offset: 0x2848
- Ethernet2 Offset: 0x2c48



#### <span id="page-383-0"></span>**Table 565: Interrupt Cause Register (ICR)**

- Ethernet0 Offset: 0x2450
- Ethernet1 Offset: 0x2850
- Ethernet2 Offset: 0x2c50





## **Table 565: Interrupt Cause Register (ICR) (Continued)**

- Ethernet0 Offset: 0x2450
- Ethernet1 Offset: 0x2850
- Ethernet2 Offset: 0x2c50



Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 385



## **Table 565: Interrupt Cause Register (ICR) (Continued)**

- Ethernet0 Offset: 0x2450
- Ethernet1 Offset: 0x2850
- Ethernet2 Offset: 0x2c50





#### **Table 565: Interrupt Cause Register (ICR) (Continued)**

- Ethernet0 Offset: 0x2450
- Ethernet1 Offset: 0x2850
- Ethernet2 Offset: 0x2c50



# <span id="page-386-0"></span>**Table 566: Interrupt Mask Register (IMR)**

- Ethernet0 Offset: 0x2458
- Ethernet1 Offset: 0x2858
- Ethernet2 Offset: 0x2c58



# **13.5.3 IP Differentiated Service Registers**

#### <span id="page-386-1"></span>**Table 567: IP Differentiated Services CodePoint to Priority0 low (DSCP2P0L)**

- Ethernet0 Offset: 0x2460
- Ethernet1 Offset: 0x2860
- Ethernet2 Offset: 0x2c60





#### <span id="page-387-0"></span>**Table 568: IP Differentiated Services CodePoint to Priority0 high (DSCP2P0H)**

- Ethernet0 Offset: 0x2464
- Ethernet1 Offset: 0x2864
- Ethernet2 Offset: 0x2c64



#### <span id="page-387-1"></span>**Table 569: IP Differentiated Services CodePoint to Priority1 low (DSCP2P1L)**

- Ethernet0 Offset: 0x2468
- Ethernet1 Offset: 0x2868
- Ethernet2 Offset: 0x2c68



#### <span id="page-387-2"></span>**Table 570: IP Differentiated Services CodePoint to Priority1 high (DSCP2P1H)**

- Ethernet0 Offset: 0x246c
- Ethernet1 Offset: 0x286c
- Ethernet2 Offset: 0x2c6c



### <span id="page-387-3"></span>**Table 571: VLAN Priority Tag to Priority (VPT2P)**

- Ethernet0 Offset: 0x2470
- Ethernet1 Offset: 0x2870
- Ethernet2 Offset: 0x2c70



## **13.5.4 Defining a Priority Queue to the IP DSCP or VLAN Entry**

To define a priority queue to the IP DSCP or VLAN entry, the entry's priority 0 and priority 1 bits must be defined.



[Table 572](#page-388-0) and [Table 573](#page-388-1) describe the writing of IP DSCP and VLAN entries respectively for a few set examples. [Table 574](#page-388-2) describes three example cases for mixed priority queueing.



#### <span id="page-388-0"></span>**Table 572: Writing IP DSCP Priority Example**

#### <span id="page-388-1"></span>**Table 573: Writing VLAN Priority Example**



#### <span id="page-388-2"></span>**Table 574: Writing IP DSCP and VLAN Priority Example**



#### **Table 575: Writing IP DSCP and VLAN Priority Register mapping Example**



# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 389





#### **Table 575: Writing IP DSCP and VLAN Priority Register mapping Example (Continued)**

## **13.5.5 Ethernet MIB Counters**

The Ethernet unit includes a set of counters that are used to count events occurring on the segment to which the port is connected to. All counters are 32 bit wide.	
The CPU must read all the MIB counters during initialization to reset the counters to '0'. If the Port Configura- tion Extend register's MIBclrMode bit [16] is set to '0' (default), the counters are set to '0'. If MIBclrMode bit is set to '1', reading the MIB counters has no effect on their value.	
	<b>NOTE:</b> Table 576 lists definitions of terms used in the counter descriptions.
Table 576: Terms Used in MIB Counters Descriptions	
<b>Term</b>	<b>Definition</b>
Packet Data Section	All data bytes in the packet following the SFD until the end of the packet.
Packet Data Length	The number of data bytes in the packet data section.
Data Octet	A single byte from the packet data section.
Nibble	4 bits (half byte) of a data octet.
Misaligned Packet	A packet with an odd number of nibbles.
<b>Received Good Packet</b>	A received packet which is well formed.
<b>Received Bad Packet</b>	A received packet which has an error such as bad CRC, Rx Error Event, Invalid size (too short or too long).
<b>Transmitted Packet</b>	Any transmitted packet (not including collision fragments).
<b>Collision Event</b>	Any collision event that is indicated by assertion of MII_COL signal within the col- lision window interval.
Late Collision Event	Any collision event that is indicated by assertion of MII COL signal outside the collision window interval.
<b>Rx Error Event</b>	An error event that is indicated by assertion of MII_Rx_ERR signal.
Dropped Packet	A received packet which is dropped by the port due to lack of resources (e.g. no Rx buffers available).
<b>MIBctrMode</b>	MIBctrMode bit in the Port Configuration Extend register.
MaxFrameSize	1518, 1536, 2 K or 64Kbytes depending on the setting in the Port Configuration Extend register.

<span id="page-389-0"></span>**Table 576: Terms Used in MIB Counters Descriptions**



#### <span id="page-390-0"></span>**Table 577: Ethernet MIB Counters**

- Ethernet0 Offset: 0x2500 0x25ff
- Ethernet1 Offset: 0x2900 0x29ff
- Ethernet2 Offset: 0x2d00 0x2dff





- $\cdot$  Ethernet0 Offset: 0x2500 0x25ff
- Ethernet1 Offset: 0x2900 0x29ff
- Ethernet2 Offset: 0x2d00 0x2dff





- $\cdot$  Ethernet0 Offset: 0x2500 0x25ff
- Ethernet1 Offset: 0x2900 0x29ff
- Ethernet2 Offset: 0x2d00 0x2dff





- $\cdot$  Ethernet0 Offset: 0x2500 0x25ff
- Ethernet1 Offset: 0x2900 0x29ff
- Ethernet2 Offset: 0x2d00 0x2dff





- Ethernet0 Offset: 0x2500 0x25ff
- Ethernet1 Offset: 0x2900 0x29ff
- Ethernet2 Offset: 0x2d00 0x2dff



**DO NOTE REPRODUCE**<br>
Packet has valid CRC.



**MARY COMPANY CONFIDENTIAL DO NOTERFROOTER**


# **14. Multi Protocol Serial Controller (MPSC)**

The GT-64240A includes two MPSCs that support:

- Bit oriented protocols (e.g. HDLC)
- Byte oriented protocols (e.g. BISYNC)
- Transparent protocols
- The UART (Start/Stop) mode.

The two MPSCs:

- Can be programmed to operate simultaneously to a guaranteed bit rate of 55Mbps.
- Have dedicated DMAs to transfer data between the serial port and memory, see Section 15. "MPSC Serial DMAs (SDMA)" on page 457.
- Can be routed out via serial interface ports which implement interfaces like EIA-232 and V.34.

# **14.1 Signals Routing**

$\bullet$	Can be programmed to operate simultaneously to a guaranteed on rate of spiritips. Have dedicated DMAs to transfer data between the serial port and memory, see Section 15. "MPSC Serial DMAs (SDMA)" on page 457.					
٠	Can be routed out via serial interface ports which implement interfaces like EIA-232 and V.34.					
	<b>14.1 Signals Routing</b>					
The two MPSCs can be physically routed to S0 and S1 ports or left unconnected. The physical routing of the MPSC signals are defined in the Main Routing Register (MRR), see Table 578. Table 578: MPSC Routing Register (MRR), Offset: 0Xb400						
<b>Bits</b>	<b>Field Name</b>	<b>Description</b>	<b>Initial Value</b>			
2:0	MR <sub>0</sub>	<b>MPSC0 Routing</b> 0x0 - Serial Port0 0x1 - 0x6 - Reserved 0x7 - Unconnected	0x7			
5:3	Reserved	Must be 0x7.	0x7			
8:6	MR1	<b>MPSC1 Routing</b> 0x0 - Serial Port1 0x1 - 0x6 - Reserved 0x7 - Unconnected	0x7			
30:9	Reserved	Reserved.	$0x3$ fff			
31	Dont Stop Clock		0x0			

<span id="page-396-0"></span>**Table 578: MPSC Routing Register (MRR), Offset: 0Xb400**

The MPSCs' receive and transmit clocks use the baud rate generators or serial clock input signals. The routing of these signals is defined in the Rx Clock Routing Register (RCRR) and the Tx Clock Routing Register (TCRR).



**NOTE:** If using BRG as the Rx clock source, the SCLK pin becomes an output and drives the Rx clock. If using BRG or the SCLK pin as the Tx clock source, the TSCLK pin becomes an output and drives the Tx clock.

**Table 579: Rx Clock Routing Register (RCRR), Offset 0xb404**

<b>Bits</b>	<b>Field Name</b>	<b>Description</b>	<b>Initial Value</b>		
3:0	CRR0	<b>MPSC0 RX Clock Routing</b>	0x0		
		$0x0 - BRG0$			
		$0x1 - BRG1$			
		$0x2 - 0x7 -$ Reserved			
		0x8 - SCLK0			
		0x9 - 0xf - Reserved			
7:4	Reserved	Must be 0.	0x0		
11:8	CRR1	<b>MPSC1 RX Clock Routing</b>	0x0		
		Urik $0x0 - BRG0$			
		$0x1 - BRG1$			
		0x2 - 0x7 - Reserved			
		0x8 - SCLK1			
		0x9 - 0xf - Reserved			
31:12	Reserved	Reserved.	0x0		
Table 580: Tx Clock Routing Register (TCRR), Offset 0xb408					
<b>Bits</b>	<b>Field Name</b>	<b>Description</b>	<b>Initial Value</b>		
3:0	CRT <sub>0</sub>	<b>MPSC0 TX Clock Routing</b>	0x0		
		$0x0 - BRG0$			
		$0x1 - BRG1$			
		0x2 - 0x7 - Reserved			
		0x8 - SCLK0			

#### **Table 580: Tx Clock Routing Register (TCRR), Offset 0xb408**









# **14.2 Digital Phase Lock Loop**

Each MPSC has a dedicated transmit and receive digital phase lock loop (DPLL).

The transmit DPLL encodes the transmit bit stream to the selected code and monitors the transmit clock for glitches. If a clock glitch is detected and the Glitch Detect Enable (GDE) bit in the Main Configuration register (MMCR) is set to '1', a maskable interrupt is generated.

**Example 18 That COMPLE COMPLE COMPLE COMPLE COMPLE COMPLE COMPLE COMPLE CONFIDENTIAL COMPLE CONFIDENTIAL COMPLE CONFIDENTIAL CONFIDENTIAL CONFIDENTIAL CONFIDENTIAL CONFIDENTIAL decodes the incoming bit stream to the selec Example 2018** The transmit bit stream to the selected code and it tected and the Glitch Detect Enable (GDE) bit able interrupt is generated.<br>
e incoming bit stream according to the selected sition in Manchester code) the The receive DPLL decodes the incoming bit stream according to the selected mode. If a code violation is detected (for example, no transition in Manchester code) the DE (Decoding Error) in the receive descriptor is set. The receive DPLL also performs clock recovery from the incoming bit stream and monitors the receive clock for glitches. If a clock glitch is detected and the Glitch Detect Enable (GDE) bit in the Main Configuration register (MMCR) is set to '1', a maskable interrupt is generated.

# **14.2.1 Data Encoding/Decoding**

[Figure 56](#page-399-0) shows the data encoding and decoding schemes The GT-64240A DPLL supports.



#### <span id="page-399-0"></span>**Figure 56: MPSC DPLL Encoding/Decoding Schemes**



#### **14.2.2 DPLL Clock Source**

Each received DPLL uses the MPSC receive clock input and each transmit DPLL uses the MPSC transmit clock input as its source clock.

**NOTE:** The GT-64240A DPLLs can accept a clock source of up to 83MHz. This allows the GT-64240A to have a bit rate of up to 5MHz using a 16X clock rate scheme.

# **14.2.3 Receive DPLL Clock Recovery**

When a MPSC is programmed to work in UART Asynchronous mode, the DPLL encoding must be set to NRZ and the clock sampling rate to x8, x16, or x32 of the bit rate. The receive DPLL recognizes a start bit and synchronizes the clock to it.

When not synchronized, the DPLL hunts for a start bit or edge. In UART mode, the DPLL hunts for start bit. In HDLC BISYNC and Transparent mode, the DPLL hunts for an edge. If hunting for a start bit (UART), the DPLL hunts for a falling edge, assuming it to be the beginning of a start bit. It then samples RxD at the middle of the bit, calculated from the falling edge of the start bit (8 ticks in  $x16$  mode), to see that it is still '0'. If not, it is considered noise. A modulo 16 counter (for a 16x over-sampling rate) generates the receive clock RCLK.



In HDLC, BISYNC, and Transparent modes, the DPLL tries to lock itself on the transitions of the receive bit stream. When synchronization is achieved, the DPLL continuously monitors for rising and falling edges as defined in the MPSC Main Configuration Register (MMCR). When detecting an edge, the edge-compare logic gives the counter shift left or shift right commands to maintain lock on the received data.

# **14.3 MPSCx Main Configuration Register (MMCRx)**

Each MPSC has an MPSC Main Configuration Register (MMCRx). The MMCRx is a 64 bit register used to configure common MPSC features. It is protocol independent. The MMCRx consists of two 32 bits registers, MMCRHx and MMCRLx, as shown below.

#### **Figure 57: MPSC Main Configuration Register (MMCRx)**



Unless otherwise specified:

- $\cdot$  <sup>'1</sup>' means set
- '0' means not set

#### **14.3.1 MPSCx Main Configuration Register Low (MMCRLx)**

- MPSC0 Offset: 0x8000
- MPSC1 Offset: 0x9000





- MPSC0 Offset: 0x8000
- MPSC1 Offset: 0x9000



The following table summarizes the relationship between the TIDL and RTSM

## <span id="page-405-0"></span>**Table 582: TIDL/RTSM Relationship**



ï



# **14.3.2 MPSCx Main Configuration Register High (MMCRHx)**

#### **Table 583: MPSCx Main Configuration Register High (MMCRHx)**

- MPSC0 Offset: 0x8004
- MPSC1 Offset: 0x9004





- MPSC0 Offset: 0x8004
- MPSC1 Offset: 0x9004





- MPSC0 Offset: 0x8004
- MPSC1 Offset: 0x9004





- MPSC0 Offset: 0x8004
- MPSC1 Offset: 0x9004



# **14.4 MPSCx Protocol Configuration Registers (MPCRx)**

Each MPSC has a dedicated Protocol Configuration Register (MPCRx).

The MPCRx registers are located at base+08 relative to the corresponding MPSC Main Configuration Register (MMCRx). The functionality of the MPCRx is protocol dependent. Detailed descriptions of the MPCRs are given in the following protocol sections.

# **14.5 Channel Registers (CHxRx)**

Each MPSC and the ethernet controller has ten dedicated Channel Registers (CHxRx) to program the MPSC or ethernet controller.

The CHxRx registers are located at base+0xC0 through base+0x30 relative to the corresponding MPSC Main Configuration Register (MMCRx). The functionality of the CHxRx is protocol dependent. Detailed descriptions of the CHRs are given in the following protocol sections.



# **14.6 HDLC Mode**

# **14.6.1 HDLC Receive/Transmit Operation**

In HDLC mode, an MPSC performs the following protocol functions:

- Flag generation and stripping
- Bit stuffing and stripping
- Address recognition (up to 16 bit addresses)
- CRC generation and checking
- Line condition monitoring
- LocalTalk preamble generation
- LocalTalk trailing abort generation

#### **Figure 58: Typical HDLC Frame**



#### **Figure 59: Typical LocalTalk Frame**



# **14.6.2 SDMAx Command/Status Field for HDLC Mode**

When an MPSC is in HDLC mode, the Command/Status field in the corresponding SDMAx descriptor has the following format:

#### **Table 584: SDMAx Command/Status Field for HDLC Mode**



# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 411





#### **Table 584: SDMAx Command/Status Field for HDLC Mode (Continued)**

1. "||" means logical OR.



# **14.6.3 MPSCx Protocol Configuration Register (MPCRx) for HDLC**

#### **Figure 60: MPSCx Protocol Configuration Register (MPCRx) for HDLC**



# Table 585: MPSCx Protocol Configuration Register (MPCRx) for HDLC<br>• MPSC0 Offset: 0x8008<br>• MPSC1 Offset: 0x9008

- MPSC0 Offset: 0x8008
- MPSC1 Offset: 0x9008





#### **Table 585: MPSCx Protocol Configuration Register (MPCRx) for HDLC (Continued)**

- MPSC0 Offset: 0x8008
- MPSC1 Offset: 0x9008





#### **14.6.4 Channel Registers (CHxRx) for HDLC Mode**

#### **MARVELL COMPANY CONFIDENTIAL REPRODUCE** 3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 098 7654 3210 **Base + 0C Base + 10 CHR1 - SYNR CHR2 - CR Base + 14 CHR3 - MFLR** Max Frame Length **Base + 30 Base + 18 B N Base + 1C CHR5 CHR5 Base + 20 CHR6 - ADLR Base + 24 CHR7 - ADHR Base + 28 CHR8 Base + 2C** SYNC AD2 AD4 AD3 AD1 **BCE** EH A A B N Abort **CHR9 CHR10 - ESR Short** Frames CD CTS TIDLE **RE**<br>December<br>Refer RHS

#### **Figure 61: Channel Registers (CHxRx) for HDLC**

Unless otherwise is specified:

- $\cdot$  <sup>'1</sup> means set.
- '0' means not set.
- '0' is the default value after reset.

#### **Table 586: CHR1 - Sync/Abort Register (SYNR)**

- MPSC0 Offset: 0x800c
- MPSC1 Offset: 0x900c





#### **Table 587: CHR2 - Command Register (CR)**

- MPSC0 Offset: 0x8010
- MPSC1 Offset: 0x9010



1. The reception process for this purpose begins after proper address recognition is allowed. Before achieving an address match, the receiver goes to Enter Hunt state without closing the descriptor.



**NOTES:** The ET bit in the Main Configuration Register must be set to '1' before issuing the following Transmit Demand, Stop Transmission, or Abort Transmission commands.

The ER bit in the Main Configuration Register must be set to '1' before issuing the Enter Hunt or Abort Reception commands.

When the ET or ER bits are deasserted, the MPSCx transmit/receive channel is in low power mode (NO CLOCK). Issuing one of the above commands in this state will lead to unpredictable results.

#### **Table 588: CHR3 - Maximum Frame Length Register (MFLR)**

- MPSC0 Offset: 0x8014
- MPSC1 Offset: 0x9014



#### **Table 589: CHR4 - Address Filtering Register (ADFR)**

- MPSC0 Offset: 0x8018
- MPSC1 Offset: 0x9018





#### **Table 589: CHR4 - Address Filtering Register (ADFR) (Continued)**

- MPSC0 Offset: 0x8018
- MPSC1 Offset: 0x9018



#### **Table 590: CHR5 - Short Frame Register (SHFR)**

- MPSC0 Offset: 0x801c
- MPSC1 Offset: 0x901c



#### **Table 591: CHR6 - Address 1 and 2 Register (ADLR)**

- MPSC0 Offset: 0x8020
- MPSC1 Offset: 0x9020





#### **Table 592: CHR7 - Address 3 and 4 Register (ADHR)**

- MPSC0 Offset: 0x8024
- MPSC1 Offset: 0x9024



#### **Table 593: CHR8 - Reserved**

- MPSC0 Offset: 0x8028
- MPSC1 Offset: 0x9028



#### **Table 594: CHR9 - Reserved**

- MPSC0 Offset: 0x802c
- MPSC1 Offset: 0x902c



<span id="page-418-0"></span>The ESR register holds information on the transmit/receive channel condition.



CHR10 can be read by the CPU for channel condition resolution. Some changes in the channel condition can generate maskable interrupts, as shown below.

#### **Table 595: CHR10 - Event Status Register (ESR)**

- MPSC0 Offset: 0x8030
- MPSC1 Offset: 0x9030



# **14.7 BISYNC Mode**

The GT-64240A BISYNC controller was designed to reduce CPU overhead by executing most of the protocol requirements for BISYNC/MonoSYNC mode without CPU interference.

When Auto Transparent mode is enabled, the GT-64240A automatically switches to the transparent receive mode upon receiving a DLE STX sequence.

Other features are controlled by programming the bank of control registers.



#### **Figure 62: Typical BISYNC/MonoSYNC Frames**



## **14.7.1 BISYNC Transmit Operation**

In BISYNC mode an MPSC handles the following protocol functions:

- Leading SYNC character transmission before a buffer with F bit set.
- Optional 32-bit transmission before the SYNC transmission.
- DLE transmission before a buffer with the TD bit set.
- BCC generation:
	- BCC (CRC-16, VRC/LRC and VRC/CRC-16) is calculated.
	- Buffers with BCE set to '0' are excluded from BCC calculation.
	- CRC reset is controlled from the RC bit in Tx descriptor.
	- The calculation of BCC is sent or discarded according to the GC bit in the Tx descriptor.
- ï Automatic stuffing of DLE when transmitting a transparent buffer (buffer with TR bit set).
- SYNC transmission if underrun occurs.

Figure 1.1 The control of the channel's SDNA reaches a NULL point of the channel's SDNA reaches a NULL point of the channel's SDNA reaches a NULL pointer the channel's SDNA reaches a NULL pointer of the channel's SDNA reac BISYNC transmission is descriptor chain oriented. Transmission starts when the CPU issues a Transmit Demand command and continues until the channel's SDMA reaches a NULL pointer or a 'not owned' descriptor.

# **14.7.2 BISYNC Receive Operation**

There are two major operating modes in the BISYNC receiver.

#### **Table 596: BISYNC Receiver Operating Modes**





#### *14.7.2.1 BISYNC Normal Receive Mode*

In Normal Mode, the BISYNC receiver handles the following protocol functions:

- BISYNC, MonoSYNC, NibbleSYNC or External SYNC synchronization.
- Auto SYNC stripping in text mode.
- Auto DLE-SYNC stripping in transparent text mode.
- Auto SYNC stripping after receiving DLE ITB in transparent mode.
- Automatic exit of transparent mode after receiving DLE-ETX/ETB (if RTR bit in the MPCRx was cleared).
- Marking of buffers that contain transparent data by setting the TB bit in the descriptor.
- BCC generation:
	- BCC (CRC-16, VRC/LRC and VRC/CRC-16) is calculated.
	- In transparent text mode, CRC-16 always overrides the VRC.
	- SYNC (DLE-SYNC) is not included in the BCC calculation.
- Buffer closing at the reception of ETX, ETB, ITB and ENQ.
- Maintaining SYNC (stay in text mode) after ITB.
- Protocol correctness checking:
- of buffers that contain transparent data by setting the TB bit in the descriptor.<br>
CRC-16, VRC/LRC and VRC/CRC-16) is calculated.<br>
Sparent text mode, CRC-16 always overrides the VRC.<br>
(DLE-SYNC) is not included in the BCC king:<br>the end of block reception. (The CPU should ig<br>it when testing for proper NAK or EOT.)<br>Free receiving DLE-ITB in transparent text mode.<br>The rise closed with DLE error.<br>**Sparent Receive Mode**<br>SYNC receiver handles the - Test for '1' padding at the end of block reception. (The CPU should ignore a padding error reported after ITB, and can use it when testing for proper NAK or EOT.)
	- Test for DLE-CTL after receiving DLE-ITB in transparent text mode. If another sequence arrives (except SYNCs), buffer is closed with DLE error.

#### *14.7.2.2 BISYNC Auto Transparent Receive Mode*

In Auto Transparent Mode, the BISYNC receiver handles the following protocol functions:

- ï BISYNC, MonoSYNC, NibbleSYNC, or External SYNC synchronization.
- Auto SYNC stripping in text mode.
- Auto DLE-SYNC stripping in transparent text mode.
- Auto SYNC stripping after receiving DLE ITB in transparent mode.
- Automatic switch to transparent mode after receiving DLE-STX.
- Automatic exit of transparent mode after receiving DLE-ETX/ETB.
- Marking of buffers that contain transparent data by setting the TB bit in the descriptor.
- BCC generation:
	- BCC (CRC-16, VRC/LRC and VRC/CRC-16) is calculated.
	- In transparent text mode, CRC-16 always overrides the VRC.
	- SYNC (DLE-SYNC) is not included in the BCC calculation.
	- Opening STX/SOH (DLE-STX) are discarded from BCC calculations.
- Buffer closing at the reception of ETX, ETB, ITB, and ENQ.
- Maintaining SYNC (stay in text mode) after ITB.
- Buffer closing after SYN-SYN-DLE-CHAR (when char is not STX).



- Protocol correctness checking:
	- Test for '1' padding at the end of block reception. (The CPU should ignore a padding error reported after ITB, and can use it when testing for proper NAK or EOT.)
	- Test for DLE-CTL (CTL is a control character with B or H set) after receiving DLE-ITB in transparent text mode. If another sequence arrives (except SYNCs), buffer is closed with a DLE error.

The BISYNC receive process is block oriented. A block starts after a buffer was closed due to control character reception, overrun, protocol error, parity error, or line error (i.e. CD deassertion).

The first descriptor in a block is marked with F bit set to '1'. The last descriptor in block is marked with L bit set to '1'. The last descriptor also includes the actual status report for the block. Intermediate descriptors can be recognized by having both  $F$  and  $L$  bit set to  $\hat{O}'$ .

# **14.7.3 SDMAx Command/Status Field for BISYNC Mode**

When an MPSC is in BISYNC mode the Command/Status field in the corresponding SDMAx descriptor has the following format:



#### **Table 597: SDMAx Command/Status Field for BISYNC Mode**

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 423



Г



#### **Table 597: SDMAx Command/Status Field for BISYNC Mode (Continued)**



# **14.7.4 MPSCx Protocol Configuration Register (MPCRx) for BISYNC**

#### **Figure 63: MPSCx Protocol Configuration Register (MPCRx) for BISYNC**



**Base + 08 MPCRx** TSM RDB RTR TRP DRT ATM



#### **Table 598: MPSCx Protocol Configuration Register (MPCRx) for BISYNC**



#### **Table 598: MPSCx Protocol Configuration Register (MPCRx) for BISYNC (Continued)**





#### **14.7.5 Channel Registers (CHxRx) for BISYNC Mode**



#### **Figure 64: Channel Registers (CHxRx) for BISYNC**

Unless otherwise is specified:

- '1' means set
- $\cdot$  <sup>'0</sup>' means unset.
- $\cdot$  (0' is the default value after reset.

#### *14.7.5.1 CHR1 - SYNC/DLE Register (SDR)*

CHR1[7:0] holds the SYNC character and CHR1[23:16] holds the DLE character for the channel. After reset it holds the value of 7E in the SYNC field and FE in the DLE field. The user must write the appropriate values before enabling the Rx/Tx machines.

If bit 15 is set, the BISYNC receive machine discards the SYNC patterns received in a middle of a message.

**NOTE:** This usually happens when the transmitter experiences underrun.

If bit  $[15]$  is  $\degree$  the SYNC characters is transferred to the receive buffer.

If bit 31 is  $\gamma$ , the first DLE received in transparent mode is discarded. If bit 31 is  $\gamma$ , the BISYNC receiver is not discard DLE in transparent mode.

A BISYNC transmitter always stuffs the leading DLE before transmitting the DLE that is part of a transparent buffer (transmit descriptor with TR bit set). In order to send DLE ETX, for example, the CPU must either prepare a buffer that contains DLE ETX and set  $TR = 0'$ , or prepare a buffer with ETX and program the transmitter to send a leading DLE by setting the TD bit in the descriptor.

A BISYNC transmitter always transmits SYNC-SYNC at the beginning of a frame. This is true in MonoSYNC and NibbleSYNC modes.



When a BISYNC transmitter experiences underrun it transmits continuous SYNC patterns in text mode or DLE-SYNC in transparent mode. The BISYNC transmitter exits this state upon receiving new data or when the CPU issues a Stop or Abort command.

The receiver SYNC length is programmable. The actual length is determined according to the value of the RSYL bits in the MMCRx. If the RSYL bits equal #00b, the synchronization is done externally and the receiver will start receiving when CD\* is asserted.

In NibbleSync mode, bits [7:4] are used by the receiver for sync recognition. Bits [3:0] should return the SYNC pattern in order to assure proper SYNC transmission.

#### *14.7.5.2 CHR2 - Command Register (CR)*



#### <span id="page-427-0"></span>**Table 599: CHR2 - Command Register (CR)**

August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell

Page 428 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A





## **Table 599: CHR2 - Command Register (CR) (Continued)**





#### **Table 599: CHR2 - Command Register (CR) (Continued)**

The ET bit in the Main Configuration Register must be set to '1' before issuing any of the following commands:

- Transmit Demand.
- Stop Transmission.
- Abort Transmission.

The ER bit in the Main Configuration Register must be set to '1' before issuing any of the following commands:

- Enter Hunt
- Reset BCC
- Close Rx Descriptor
- Abort Reception.

When the ET or ER bits are deasserted, the MPSCx transmit/receive channel is in low power mode (NO CLOCK).

**NOTE:** Issuing one of the above commands in this state will lead to unpredictable results.

ion Register must be set to '1' before issuing an<br>
erted, the MPSCx transmit/receive channel is in<br>
commands in this state will lead to unpredictabl<br>
RCM='001', or setting REL='0', REV='1' and<br>
ork in VRC+CRC16 mode. The c Setting TEL='0', TEV='1' and CRCM='001', or setting REL='0', REV='1' and CRCM='001', will set the BISYNC transmitter/receiver to work in VRC+CRC16 mode. The calculated parity bit is considered part of the data that the CRC-16 checks.

When a BISYNC transmitter transmits a transparent buffer, it automatically switches to the CRC that was programmed in the CRCM field in MMCRx. When a receiver enters transparent mode, it automatically switches to the CRC that was programed in CRCM field in MMCRx. In both cases, CRCM must be programed to '001' in order to meet the BISYNC CRC-16 specifications.

#### *14.7.5.3 CHR4 - Control Filtering Register (CFR)*

Bits 7:0 of the CFR register are the Bit Comparison Enable bits. Setting '1' in one of the BCE bits enables the control comparison for this bit



#### *14.7.5.4 CHR5-8 - BISYNC Control Character Registers*

[Figure 65](#page-430-0) shows a BISYNC control register format.

The CHAR field holds the pattern for the control character while bits 8-15 are used to control the GT-64240A behavior when the control character is recognized.

#### <span id="page-430-0"></span>**Figure 65: BISYNC Control Character Register Format**



#### **Table 600: BISYNC Control Character Register Format**







#### **Table 600: BISYNC Control Character Register Format (Continued)**

The BISYNC Control Character programming recommendations for Auto Transparent Mode and CPU Controlled Operation are shown in the following tables.



NACK 1 0 1 X 1 0 0

**Table 601: Auto Transparent Programming** 

1. CTL3 must be use to hold STX

2. CTL4 must be use to hold SOH

#### **Table 602: CPU Controlled Operation**



August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell
#### **Table 602: CPU Controlled Operation (Continued)**



#### *14.7.5.5 CHR9 - Reserved*

This register is reserved.

Do not access this register in the BISYNC mode.

## *14.7.5.6 CHR10 - BISYNC Event Status Register (ESR)*

The ESR register holds information on the transmit/receive channel condition.

CHR10 can be read by the CPU for channel condition resolution. Some changes in the channel condition can generate maskable interrupts, as shown below.

#### **Table 603: CHR10 - BISYNC Event Status Register (ESR)**



1. Interrupt is generated when signal is deasserted during transmit

2. Interrupt is generated when signal is deasserted during receive



3. Interrupt is generated upon entering IDLE state

4. Interrupt is generated upon change in line status

**NOTE:** PERR is set in transparent mode during SYN stripping when a non DLE or SYN character is received. This is a protocol violation. The receiver moves to hunt mode and a maskable interrupt is generated. The received character is discarded.

# <span id="page-433-1"></span>**14.8 UART Mode**

# **14.8.1 UART Receive/Transmit Operation**

In UART mode an MPSC performs the following protocol functions:

- Start/Stop bit framing.
- Programmable data lengths (5-8 bits).
- Synchronous and asynchronous support.
- Message oriented data support.
- Parity detection and generation.
- ï Frame error, noise error, break, and idle detection.
- Support for HDLC over asynchronous control-octet transparency protocol.
- Multidrop operation with address recognition of up to two different addresses.

**Mode**<br> **MPSC** performs the following protocol functions:<br>
bit framing.<br>
bit framing.<br>
anable data lengths (5-8 bits).<br>
comparation and asynchronous support.<br>
correction and generation.<br>
for moise error, break, and idle de the (5-8 bits).<br>
between the summer of the summer of the summer of the synchronous control-octet transparency protocol<br>
address recognition of up to two different address<br> **PONORE A** frame with a start bit is follower<br> **PO** [Figure 66](#page-433-0) shows a typical UART frame format. A frame with a start bit is followed by 5-8 data bits. The address and parity bits are optional.

#### <span id="page-433-0"></span>**Figure 66: Typical UART Frame**





At the end of a frame there are  $1-2$  stop bits before the transmitter can start to transmit the next frame. If there is nothing to transmit, a continuous '1' is transmitted. This indicates that the line is idle.



The GT-64240A's UART samples each bit three times near its central point to define the bit value. A new start bit can be recognized only after the last stop bit sample is received. For example, at a 16x clock rate, the receiver can receive a start bit after a 9/16 bit time long stop bit.

When in UART mode, the RDW bit in the MMCRx should be set to configure the MPSCx data path to 8 bits.

A UART transceiver can work in asynchronous or is synchronous modes.

## *14.8.1.1 Asynchronous Mode*

In Asynchronous mode, the DPLL sampling rate is set to 8x, 16x, or 32x of the data rate. The DPLL is synchronized by the falling edge of the start bit. If no error occurs, it maintains synchronization until the last bit in a frame is received.

Each bit is sampled three times around it's middle point. The bit value is determined by a majority vote. This feature helps to filter out noise from received data.

#### *14.8.1.2 Isochronous Mode*

In Isochronous mode, the DPLL sampling rate will be 1x the data rate. The receive data must be synchronized to the receive clock.

## <span id="page-434-0"></span>**14.8.2 SDMAx Command/Status Field for UART Mode**

When an MPSC is in UART mode the Command/Status field in the corresponding SDMAx descriptor has the following format:



#### **Table 604: SDMAx Command/Status Field for UART Mode**

**Copyright © 2001 Marvell Confidential Confidential Confidential** August 29, 2001





#### **Table 604: SDMAx Command/Status Field for UART Mode (Continued)**

## **14.8.3 MPSCx Protocol Configuration Register (MPCRx) for UART Mode**

**Figure 67: MPSCx Protocol Configuration Register (MPCRx) for UART Mode** 







#### **Table 605: MPSCx Protocol Configuration Register (MPCRx) for UART Mode**



#### **Table 605: MPSCx Protocol Configuration Register (MPCRx) for UART Mode (Continued)**



August 29, 2001 **Confidential** Copyright © 2001 Marvell



**NOTE:** When CD\* is deasserted during frame reception UART behavior is different for multidrop and normal modes. In normal mode the UART hunts for an IDLE character (hunting starts when CD\* is asserted again) before receiving valid start bit. In this mode, transmitting from a GT-64240A model to another should be with the 'P' bit in the buffer descriptor set. In multidrop mode, the UART receiver hunts for a start bit as soon as CD<sup>\*</sup> is asserted again.

# **14.8.4 UART Stop Bit Reception and Framing Error**

The UART receiver always expects to find a stop bit at the end of a character. If no stop bit is detected, the Framing Error (FE) bit is set in the receive descriptor. After a framing error, the reception process is controlled by the RZS and UM bits in the UART MPCRx. The various options are summarized in the table bellow.



#### **Table 606: UART Stop Bit Reception and Framing Error**

# **14.8.5 Channel Registers (CHxRx) for UART Mode**

The MPSCx Channel Registers (CHxRx) are protocol dependent.

[Figure 68](#page-439-0) shows the CHxRx format in UART mode.



#### <span id="page-439-0"></span>**Figure 68: Channel Registers (CHxRx) for UART Mode**



Unless otherwise is specified:

- '1' means set.
- '0' means unset.
- $\degree$  0' is the default value after reset.

#### *14.8.5.1 CHR1 - UART Break/Stuff Register (UBSR)*

The UART Break/Stuff register has two fields: Break Count (BRK)(CHR1[23:16]) and Control Stuff Character (TCS) (CHR1[7:0]).

With the BRK field, the UART transmitter will starts to transmit break characters after receiving an abort command. The number for the break character to send is programmed into the BRK field.

For example, when BRK equals  $\hat{O}$ , no break character is transmitted. When BRK equals  $\hat{I}$ , one break character is transmitted.

A break character is a character with all  $0$ 's including it's stop bit.

Upon issuing a TCS command, the transmitter sends a TCS character after the current transmitting character. This allows a transmitter to bypass the normal pipeline when a special control character must be send (e.g. XON/ XOFF).

Upon receiving a break character, the UART stops the reception process and moves to the hunt state. In a point to point configuration, the receiver is hunting for a new IDLE character. In a multidrop configuration, the receiver hunts for a new address character.

When the UART is in RZS=0 mode after receiving a break sequence, the descriptor is closed with BR bit (bit 9) set. In addition, a "break descriptor" also has the FE bit (bit 3) set and, if in odd parity, the PE bit (bit  $0$ ) is also set.

When the UART in RZS=1 mode, two consecutive break sequences are needed for proper break recognition. The first break character is not recognized. Instead, the UART receiver closes the descriptor with the FE bit (bit 3) set



and, if in odd parity, the PE bit (bit 0) will also be set. The second break will be recognized as a break and a descriptor will be closed with the BR bit (bit 9) set. In addition, a "break descriptor" will also have the FE bit (bit 3) set and, if in odd parity, the PE bit (bit 0) will also be set.



#### <span id="page-440-0"></span>**Table 607: CHR1 - Break/Stuff Register (UBSR)**

#### *14.8.5.2 CHR2 - Command Register (CR)*



#### **Table 608: CHR2 - Command Register (CR)**



#### **Table 608: CHR2 - Command Register (CR) (Continued)**







#### **Table 608: CHR2 - Command Register (CR) (Continued)**

1. Usually, it takes a few cycles from the time the CRD bit is closed until the SDMAx actually closes the buffer. The SDMAx generates a maskable interrupt when closing a buffer if programed to do so.

The ET bit in the Main Configuration Register must be set to '1' before issuing any of the following commands:

- Transmit Demand
- Stop Transmission
- Transmit TCS Character
- Abort Transmission

The ER bit in the Main Configuration Register must be set to '1' before issuing any of the following commands:

- Enter Hunt
- Close Rx Descriptor
- Abort Reception

The EH bit is cleared upon entering a hunt state.<br>
The EH bit is cleared upon entering a hunt state.<br>
it takes a few cycles from the time the CRD bit is closed until the SDMAx actually cleare<br>
it takes a few cycles from th External and Register must be set to '1' before issuit and Register must be set to '1' before issuit and Register must be set to '1' before issuit and Register of the MPSCx transmit/receive channel When the ET or ER bits are deasserted, the MPSCx transmit/receive channel is in low power mode (NO CLOCK).

**NOTE:** Issuing one of the above commands in this state leads to unpredictable results.

The CRCM in the MMCR must be set to 011 for LRC/VRC mode.

#### *14.8.5.3 CHR3 - Max Idle Register (MIR)*

This 16-bit value (CHR3[15:0]) defines the number of IDLE characters the receiver waits before it closes a descriptor and a maskable interrupt is generated.

When set to  $0$ , the counter is disabled.

The counter is preloaded every time a non-IDLE character is received.

#### <span id="page-442-0"></span>*14.8.5.4 CHR4 - Control Filtering Register (CFR)*

Bits 7:0 of the CFR register are the Bit Comparison Enable bits.

Setting a '1' in one of the BCE bits enables the control comparison for this bit.

Bit 29 (Z) of the CFR register is the UART enable bit for Debug Port mode. Setting this bit has meaning only when the CFR field is set to 0x0.

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 443



## <span id="page-443-1"></span>*14.8.5.5 CHR5-8 - UART Control Character Registers*

[Figure 69](#page-443-0) shows a UART control register format.

The CHAR field holds the pattern for the control character while bits 8-15 are used to control the GT-64240A's behavior when the control character is recognized.

#### <span id="page-443-0"></span>**Figure 69: UART Control Character Register Format**



#### **Table 609: UART Control Character Register Format**





## *14.8.5.6 CHR9 - Address Register (ADR)*

CHR9 holds the UART addresses for multidrop operation. The GT-64240A UART supports up to 2 addresses.

Upon receiving an address, the UART transfers the previous frame status to the SDMA. This causes the SDMA to close the previous frame descriptor and to locate the address in a new buffer.

There are two modes for address recognition operation. The first mode, setting of '1', allows the address and following characters to be transferred to the SDMA only if there is a match. The second mode, setting of '0', allows all frames to be passed to the SDMA. The CPU can use the M bit in the last frame descriptor to check if a match occurred.

#### *14.8.5.7 CHR10 - UART Event Status Register (ESR)*

The ESR register holds information on the transmit/receive channel condition. CHR10 can be read by the CPU for channel condition resolution.

Some changes in the channel condition can generate maskable interrupts, as shown in [Table 610.](#page-444-0)



#### <span id="page-444-0"></span>**Table 610: CHR10 - UART Event Status Register (ESR)**

1. Interrupt is generated when signal is deasserted during transmit.



2. Interrupt is generated when signal is deasserted during receive.

3. Interrupt is generated upon entering IDLE state.

4. Interrupt is generated upon change in line status.

# **14.8.6 Operating the MPSC as a Debug Port**

#### *14.8.6.1 UART Transmit (Tx): Using TCS to Generate Messages*

To transmit data when UART is in Debug Port mode, the system can use the TTCS mechanism for transmitting data to the port before the SDRAM is accessible. The system can generate messages by loading the data to be transmitted to the MPSC CHR1 register's TCS field bits [7:0] (see Table 607 on page 441) and then forcing a transmission of this data by issuing a TTCS command in the MPSC CHR2 register (see [Table 614 on page 452\)](#page-451-0).

## *14.8.6.2 UART Receive (Rx): Using CFR to Capture Messages*

To receive data when UART is in Debug Port mode, the system can use the UART in Debug Port mode enable bit [29] in the MPSC CFR (CHR4) register (see Section 14.8.5.4 "CHR4 - Control Filtering Register (CFR)" on [page 443\)](#page-442-0).

**Transmit (Tx): Using TCS to Generate Messages**<br>then UART is in Debug Port mode, the system can use the TTCS mechanism for<br>ore the SDRAM is accessible. The system can generate messages by loading<br>torsection UART is given **Debug Port mode, the system can use the UART** gister (see Section 14.8.5.4 "CHR4 - Control Five of 0x0 in the CFR field of the same register, C receives and stores the data in the MPSC CHI (b). The data is received/stored Setting this bit together with a value of 0x0 in the CFR field of the same register, enables the UART as Debug Port mode. In this mode, the MPSC receives and stores the data in the MPSC CHR10 register's RCRn field bits [23:16] (see [Table 610 on page 445\)](#page-444-0). The data is received/stored according to the Control Character setting of the MPSC CHR5 register's CTL1 field of (see Section 14.8.5.5 "CHR5-8 - UART Control Character Registers" on [page 444\)](#page-443-1). Setting the Valid bit [15] enables storage of received data. Setting the Interrupt bit [12] enables maskable interrupt generation on every byte received. In this case, bit [6] of the relevant MPSC Mask register (see [Table 616 on page 454\)](#page-453-0) should be set to '1'. After reading the received data in the RCRn field, the field must be cleared by writing '1' to all the set bits.

**NOTE:** If an interrupt was generated, bit [6]of the relevant MPSC Cause register must be cleared by writing '0' to this bit.

#### *14.8.6.3 Sample Code (for MPSC0):*

```
 // declare all variables and set their values to 0.
 // set the UART control characters in char5 :
// CHAR - is 8f,
// Reserved - 0// INT - 11/CO - 01/R - 01 / V - 1 SetUartCtl(0,"8F",0,1,0,0,1);
MPSC[0].BCE = 0x0; /* CFR = 0x00 */
```

```
MMCRL.MODE = 0x4; /* UART Mode */
```
August 29, 2001 **Confidential** Copyright © 2001 Marvell Page 446 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A



```
MARY SCO_PROTOCOL_CONFIGURATION,MPCR); /* config wart */<br>
\text{SCO\_PROTOCCL\_CONFIGURATION, MPCR)}; /* config wart */<br>
= 0; /* MPSC as UART switch chr4[7:0](cfr)=0 */<br>
1; /* MPSC as UART switch chr4[79](z)=1 */<br>
ANNELO_REGISTER4,CHR4); 
                         * enables storing of the received d<br>/* enable maskable interrupt */<br>TER5,CHR5); /* config MPSC as UART<br>able bit 6 of MPSC Interrupt Cause<br>SOMR); /* enable MPSC as UART byte<br>r hunt command */<br>TER2,CHR2); /* start hunting */
MMCRL.ER = 1; /* enable recive */MMCRL.ET = 1; /* enable transmit */
MMCRH.RCDV = 1; /* x8 clock mode */
Write(MPSC0_MAIN_CONFIGURATION_LOW, MMCRL);
Write(MPSC0 MAIN CONFIGURATION HIGH, MMCRH); /* activate mpsc */
MPCR.ISO = 0; /* asynchronous */
MPCR.SBL = 1; /* 0; */ /* one stop bit */
MPCR.CL = 3; /* number of data bits 8 */Write(MPSC0_PROTOCOL_CONFIGURATION,MPCR); /* config uart *
CHR4.CFR = 0; /* MPSC as UART switch chr4[7:0](cfr)=0 */
CHR4.Z = 1; /* MPSC as UART switch chr4[29](z)=1 */
Write(CHANNELO REGISTER4, CHR4); /* start MPSC as UART mode */
CHR5.CTL[0].V = 1; /* enables storing of the received data */
CHR5.CTL[0].INT = 1; /* enable maskable interrupt */Write(CHANNELO REGISTER5, CHR5); /* config MPSC as UART */
 MPCS0MR.RCC =1 /* enable bit 6 of MPSC Interrupt Cause register */
Write(MPSC0_MASK,MPCSOMR); /* enable MPSC as UART byte recieved interrupt */
CHR2.EH = 1; /* enter hunt command */
Write(CHANNELO REGISTER2, CHR2); /* start hunting */
Byte = 0x55;
for (i=0; i<1; ) { /* loop forever */
     CHR1.TCS = Byte; /* set byte to transmit */
     Write(CHANNELO REGISTER1, CHR1); /* config MPSC as UART transmit byte */
     CHR2.TCS = 1; /* MPSC as UART transmit command */Write(CHANNELO REGISTER2, CHR2); /* start MPSC as UART transmit */
     Read(CHANNELO_REGISTER2,&CHR2); /* poll tcs command */
     while (CHR2 & 0x00000020 == 1) { /* check TCS bit */ Read(CHANNEL0_REGISTER2,&CHR2);
      }
      Read(MPSC0_CAUSE,&MPSC0CR); /* poll interrupt bit */
     while (MPSCOCR & 0x00000040 == 0) {/* check RCC interrupt bit */
        Read(MPSC0_CAUSE,&MPSC0CR);
```


}

```
Read(CHANNELO REGISTER10, &CHR10); /* read recieved value */
Byte = (CHR10 >> 16) & 0xff; /* extract byte value */Write(CHANNELO REGISTER10, CHR10); /* clear RCRn field in the CHR10 register*/
Write (MPSC0 CAUSE, MPSC0CR & 0xffffffbf); /* clear interrupt bit */
```
 $}$  /\* end loop \*/

# <span id="page-447-0"></span>**14.9 Transparent Mode**

In transparent mode, the GT-64240A does not perform any protocol dependent data processing.

**Example 18 Sparent Mode**<br>
Le, the GT-64240A does not perform any protocol dependent data processing.<br>
the processor hardware assistance for bit reception, using the GT-64240A's positions<br>
assistance in synchronization, in RC generation and checking. In any case, CRC<br>
S fully configured from the MMCRx and no mo<br>
bus.If it is not serviced on time, underrun and or<br>
using the CD<sup>\*</sup> input or synchronize itself on a<br> **d/Status Field for Transpare** However, it gives the processor hardware assistance for bit reception, using the GT-64240A's powerful SDMA engines, and some assistance in synchronization, interrupt generation, and frame construction. The CPU also uses the built-in CRC engine for CRC generation and checking. In any case, CRC bits are transferred into memory for CPU use.

In transparent mode, the channel is fully configured from the MMCRx and no mode is defined by the channel registers.

A transparent channel is synchronous.If it is not serviced on time, underrun and overrun errors can occur.

The receiver can use external sync using the CD\* input or synchronize itself on a SYNC sequence according to the RSYL bits in the MMCRx.

# <span id="page-447-1"></span>**14.9.1 SDMAx Command/Status Field for Transparent Mode**

When an MPSC is in Transparent mode the Command/Status field in the corresponding SDMAx descriptor has the following format:

<b>Bit</b>	Rx - Function	<b>Tx - Function</b>
$\Omega$	CE - CRC/LRC Error	Reserved.
	CDL - CD Loss	CTSL - CTS Loss
2	DE - Decoding Error	Reserved.
3	Reserved.	Reserved.
4	Reserved.	Reserved.
5	Reserved.	Reserved.
6	OR - Data Overrun	UR - Data Underrun
14:7	Reserved.	Reserved.

**Table 611: SDMAx Command/Status Field for Transparent Mode** 





#### **Table 611: SDMAx Command/Status Field for Transparent Mode (Continued)**

## **14.9.2 Channel Registers (CHxRx) for Transparent Mode**



**Figure 70: Channel Registers (CHxRx) for Transparent Mode** 

Unless otherwise is specified:

- $\cdot$  '1' means set.
- $\cdot$   $\cdot$  0' means unset.
- $\cdot$  (0' is the default value after reset.

Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 449



## *14.9.2.1 CHR1 - SYNC Register (SYNR)*

The SYNC Register holds the synchronization for the channel receiver. After reset it holds the value of 7E in the SYNC field. The user should right the appropriate values before enabling the Rx/Tx machines.

There are two basic synchronization options for a transparent channel: Transparent Mode Synchronization and Transmitter Synchronization. The Transparent Mode Synchronization has two synchronization options, selected by setting RSYL[24:23] in the MMCRx.

The Transparent Mode Synchronization has two synchronization options. They are also selected by setting the RSYL [24:23] bits in the MMCRx.

**NOTE:** For more information about setting RSYL[24:23], see Table 583 on page 407.

information about setting RSYL[24:23], see Table 583 on page 407. **DO NOTERFROOTER** 





#### **Table 612: Transparent Mode Synchronization Options**

There are two mode of transmit synchronization in transparent mode. They are selected by setting TSYN[12] in the MMCRx, see Table 613 on page 451.

#### <span id="page-450-0"></span>**Table 613: Transmitter Mode Synchronization Options**





## *14.9.2.2 CHR2 - Command Register (CR)*

#### <span id="page-451-0"></span>**Table 614: CHR2 - Command Register (CR)**





The ET bit in the Main Configuration Register must be set to '1' before issuing any of the following commands:

- Transmit Demand
- Stop Transmission
- Abort Transmission

The ER bit in the Main Configuration Register must be set to '1' before issuing any of the following commands:

- Enter Hunt
- Close Rx Descriptor
- Abort Reception

When the ET or ER bits are deasserted, the MPSCx transmit/receive channel is in low power mode (NO CLOCK).

**NOTE:** Issuing one of the above commands in this state leads to unpredictable results.

## *14.9.2.3 CHR10 - Transparent Event Status Register (ESR)*

The ESR register holds information on the transmit/receive channel condition. CHR10 can be read by the CPU for channel condition resolution. Some changes in the channel condition can generate maskable interrupts, as shown [Table 615](#page-452-0).



#### <span id="page-452-0"></span>**Table 615: CHR10 - Transparent Event Status Register (ESR)**

1. Interrupt is generated when signal is deasserted during transmit

2. Interrupt is generated when signal is deasserted during receive

3. Interrupt is generated upon entering IDLE state

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 453



# **14.10MPSC Cause and Mask Registers**

#### <span id="page-453-0"></span>**Table 616: MPSC Cause and Mask Register**

- MPSC0 Cause Offset: 0xb804
- MPSC0 Mask Offset: 0xb884
- MPSC1 Cause Offset: 0xb80c
- MPSC1 Mask Offset: 0xb88c



**NOTE:** When a mask bit is set to '1', the corresponding cause bit is also enabled.



# **14.11MPSC Registers**

#### **Table 617: MPSC Signals Routing Register Map**



#### **Table 618: MPSCs Interrupts Register Map**



#### **Table 619: MPSC0 Register Map**





#### **Table 620: MPSC1 Register Map**





# **15. MPSC Serial DMAS (SDMA)**

# **15.1 Overview**

There are two SDMA channels on the GT-64240A that are dedicated for moving data between the serial communications channels (MPSCs) and memory buffers. Each SDMA channel consists of a DMA engine for receiving and one for transmitting.

Each SDMA channel has two dedicated FIFOs for data buffering (for a total of 32 FIFOs). All FIFOs are 256 bytes deep.

channel has two dedicated FIFOs for data butfering (for a total of 32 FIFOs). *I*<br>perations, the MPSC moves received data into the dedicated FIFO of the corresceriptors set up by the user, the SDMA moves the data into memo For receive operations, the MPSC moves received data into the dedicated FIFO of the corresponding SDMA. Then, using descriptors set up by the user, the SDMA moves the data into memory buffers. For transmit operations, the SDMA uses descriptors set up by the user to move data out of buffers into the dedicated FIFO. The MPSC moves the data down to the serial communications link.

The SDMA channel descriptors use a chained data structure. They work without CPU interference after appropriate initialization. SDMA channels can be programed to generate interrupts on buffer or frame boundaries.

When enabled, he receive SDMAs run freely and expect to find a valid descriptor, when one is required. When a receive SDMA channel accesses an invalid descriptor, the receive SDMA process halts with a resource error status indication.

rames can be programed to generate interrupts<br>MAs run freely and expect to find a valid descriptor<br>ses an invalid descriptor, the receive SDMA pro<br>DMAs run freely until the end of the descriptor<br>scriptor and the last descr When enabled, the transmit SDMAs run freely until the end of the descriptor chain is reached. When a transmit SDMA accesses an invalid descriptor and the last descriptor was not marked as an end of frame descriptor, the transmit SDMA process halts with resource error status indication.

The SDMAs arbitrate for accessing the descriptors and buffers. A standard round-robin scheme is used for arbitration between them.

# **15.2 SDMA Descriptors**

All SDMA data transfers are done via a chained link of descriptors. The following rules must be followed when using the GT-64240A SDMA descriptors:

- Descriptor length is 4LW and it must be 4LW aligned (i.e. Descriptor Address[3:0]=0000).
- Descriptors may reside anywhere in CPU address space except NULL address, which is used to indicate end of descriptor chain.
- In normal mode (HDLC and Transparent) RX buffers associated with RX descriptors must be 64-bit aligned. Minimum size for RX buffers is 8 bytes. In low latency, or byte, mode (BISYNC, UART, and Transparent) RX buffers have no alignment restrictions.
- Tx buffers associated with TX descriptors can start in any byte location.
- SDMA RX and TX buffers are limited to 64Kbytes.



#### **Figure 71: SDMA Descriptor Format**



[Table 621](#page-457-0) through Table 625 provide detailed information about the descriptor fields.

#### <span id="page-457-0"></span>**Table 621: SDMA Descriptor - Command/Status word**



August 29, 2001 **Confidential** Confidential Copyright © 2001 Marvell





#### **Table 621: SDMA Descriptor - Command/Status word (Continued)**

## **Table 622: SDMA Descriptor - Buffer Size, Byte Count (Rx Descriptor)**









#### **Table 624: SDMA Descriptor - Buffer Pointer**



#### <span id="page-459-0"></span>**Table 625: SDMA Descriptor - Next Descriptor Pointer**



# **15.3 SDMA Descriptor Word Swapping**

When the Serial DMA fetches a descriptor from DRAM, it expects the descriptor in Little Endian format. However, since the DRAM byte order matches the CPU, consideration must be made when working with a CPU configured for Big Endian.

If the software prepares the descriptors using 32-bit load/store operation, the descriptors must be word swapped when placed in DRAM. This means that the Tx and Rx descriptor must appear as described in [Figure 72.](#page-460-0)





#### <span id="page-460-0"></span>**Figure 72: SDMA Descriptor Word Swapped Format**





# **15.4 SDMA Configuration Register (SDC)**

Each SDMA has a dedicated configuration register (SDCx). The SDC must be initialized before enabling the SDMA channel.

#### **Figure 73: SDMAx Configuration Register (SDCx)**

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 098 7654 3210



#### **Table 626: SDMA Configuration Register (SDCx)**

- Channel0 Offset: 0x4000
- Channel1 Offset: 0x6000





## **Table 626: SDMA Configuration Register (SDCx) (Continued)**

- Channel0 Offset: 0x4000
- Channel1 Offset: 0x6000





# **15.5 SDMA Command Register (SDCMx)**

Each SDMA has a dedicated SDMA Command Register (SDCMx) register to control its DMA process.

ERD

#### **Figure 74: SDMA Command Register (SDCMx)**

#### 3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 098 7654 3210

STD AR

#### **Table 627: SDMA Command Register (SDCMx)**

TXD

AT

- Channel0 Offset: 0x4008
- Channel1 Offset: 0x6008





#### **Table 627: SDMA Command Register (SDCMx) (Continued)**

- Channel0 Offset: 0x4008
- Channel1 Offset: 0x6008



# **15.6 SDMA Descriptor Pointer Registers**

Each SDMA channel has three 32-bit registers that reside in a special descriptor's Dual Port memory located in the internal address space of the GT-64240A.

#### **Figure 75: SDMA Descriptor Pointer Registers**

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 098 7654 3210



## **15.6.1 SDMA Current Receive Descriptor Pointer (SCRDP)**

SCRDPx points to the current receive descriptor in memory. The CPU must write this register with the first descriptor address before enabling the SDMA receive channel. When a SDMA receive channel is enabled it will fetch the first descriptor pointed to by SCRDPx as part of its SDMA starting procedure.



# **15.6.2 SDMA Current Transmit Descriptor Pointer (SCTDP)**

SCTDPx points to the current transmit descriptor in memory. The CPU must write this register with the first descriptor address before enabling the SDMA transmit channel. When a SDMA transmit channel is enabled it will fetch the first descriptor pointed to by SCRDPx as part of its SDMA starting procedure.

# **15.6.3 SDMA First Transmit Descriptor Pointer (SFTDP)**

SFTDPx points to the first descriptor in a transmit frame. The CPU must write this register with the first descriptor address before enabling the SDMA transmit channel. The SDMA transmit controller uses the SFTDP when it needs to restart a transmission after collision (HDLC mode only). The GT-64240A updates the content of SFTDP each time it fetches a descriptor with the F (first) bit set to '1'.

# **15.7 Transmit SDMA**

## **15.7.1 Transmit SDMA Definitions**

- **CONTRACTE SOF** (Start Of Frame descriptor): Descriptor with F (First) bit set to '1'.
- **EOF** (End Of Frame descriptor): Descriptor with L (Last) bit set to '1'.

F and L bits are set by the CPU before releasing a descriptor to the GT-64240A for transmission.

**MARKET THE STANDAL THE SET THE SET AND A SET AND THE STANDALL STANDA** A frame starts with a SOF descriptor and ends with a EOF descriptor. A frame can consist of one buffer or split over many buffers. If a frame is stored in one buffer, the associated descriptor will have both the F and L bits set to '1'. In a non-frame oriented protocol (e.g. BISYNC or UART), it is recommended that both F and L bits be set to '1' for each buffer.

## **15.7.2 Transmit SDMA Flow**

The following steps are executed during a normal transmit SDMA process:

- 1. Before enabling a SDMA Tx channel the CPU must prepare a valid descriptor with the owner bit set to  $^{\circ}1^{\circ}$ .
- 2. The CPU must then write the first descriptor address to both SCTDP and SFTDP registers.
- 3. The CPU issues a Transmit Demand command. The SDMA controller will then fetch the first descriptor and will start the SDMA process.
- 4. When buffer transmission is completed, the SDMA will close the buffer descriptor by setting the correct transmit status and writing '0' in the Owner Bit, returning the buffer to the CPU.

# **15.7.3 Retransmit in HDLC (LAP-D) mode**

When working in collision mode (see MPSC section), the GT-64240A retransmits if collision occurs before the SDMA fetches the 3rd descriptor. If the frame consists of more than two buffers, the user must assure that there is enough data in the first two buffers to compensate for this behavior. The GT-64240A can buffer up to 256 bytes in its internal Tx FIFO. This should be considered when preparing a LAP-D transmit frame.

**NOTE:** The CPU must write the same value to both SCTDP and SFTDP before enabling the corresponding SDMA transmit channel.



## **15.7.4 Transmit SDMA Notes**

The transmit SDMA process is *frame oriented*.

The Transmit SDMA does not clear the frame's first descriptor ownership bit until the last descriptor associated with this frame is closed. The transmit SDMA then writes  $\hat{0}$  to the first descriptor Owner bit and generate an interrupt if the EI bit of the first descriptor is set.

The transmit SDMA stops the DMA process whenever it reaches a descriptor with NULL (0x00000000) value in the NDP field or when it fetches a descriptor with Owner Bit set to '0'. In such cases, the SDMA controller clears the TxD bit before returning to IDLE state.

In normal operation, the transmit SDMA never expects to find a NULL NextDescriptorPointer or Not-Owned descriptor in the middle of a frame. When this occurs, the transmit SDMA controller aborts, the TxD bit is cleared, and a Tx RESOURCE ERROR maskable interrupt is generated.

**NOTE:** In collision mode, if a collision occurs exactly one clock cycle after a resource error, the GT-64240A ignores the resource error and retransmit the frame.

When the CPU wants to interfere with the transmit process without corrupting the ongoing transmit process, it can issue a STOP command by writing '1' to the STD bit in the SDMA command register. The transmit SDMA controller stops after completing the transmission of the active frame.

**Example 1** to the STD of In the SDMA comming the transmission of the active frame.<br>
Ind TXD is reset to '0' upon entering IDLE state<br>
o restart the SDMA process.<br> **A**<br> **A**<br> **A**<br> **Definitions** When issuing an STD command TXD is reset to '0' upon entering IDLE state. The CPU can then issue a new Transmit Demand command to restart the SDMA process.

# **15.8 Receive SDMA**

## **15.8.1 Receive SDMA Definitions**

#### **Table 628: SDMA Definitions**



F and L bits are set by the CPU before releasing a descriptor to the GT-64240A.

A frame starts with an SOF descriptor and ends with an EOF descriptor. A frame can be contained in one buffer or split over many buffers. If a frame is stored in one buffer, the associated descriptor will have both F and L bits set to  $1$ .

## **15.8.2 Receive SDMA Flow**

The following steps are executed during a normal transmit SDMA process:



- 1. Before enabling a SDMA Rx channel the CPU must prepare a valid descriptor with the owner bit set to  $\mathbf{1}$ .
- 2. The CPU must then write the descriptor address to the SCRDP register before enabling the receive SDMA channel.
- 3. The CPU writes '1' to the ERD bit in the SDCM register, enabling the receive SDMA channel.
- 4. Normally the receive SDMA controller will then run continuously, processing received data from the MPSC.
- **NOTES:** The receive SDMA controller never expects to encounter a descriptor with owner bit set to '0' or a NULL value (0x00000000) in the NDP field. If this occurs, the receive SDMA aborts and a maskable Rx RESOURCE ERROR interrupt is generated.

Use the receive abort command for the CPU to stop the receive SDMA. It is the CPU's responsibility to properly restart the descriptor chain.

# **15.9 SDMA Interrupt and Mask register (SDI and SDM)**

Each SDMA channel has two maskable interrupt sources. One is for resource error events and the other one is for descriptor closed events.

## **15.9.1 Resource Error Interrupt**

When a receive SDMA encounters a NULL descriptor pointer or a not owned descriptor, a Resource Error interrupt is generated. A Resource Error interrupt is generated whenever a transmit SDMA encounters a NULL descriptor pointer or a not-owned descriptor in a middle of a frame.

Ide (0x00000000) in the NDP field. If this occurs, the receive SDMA aborts at<br>
URCE ERROR interrupt is generated.<br>
Eccive abort command for the CPU to stop the receive SDMA. It is the CPU's restart the descriptor chain.<br> **Example 18 Set the Set of Assemptor in a middle of a frame.<br>
For an example is generated whenever a transmit NOTE:** When the GT-64240A encounters a descriptor with Owner bit set to 0, it still expects to find that all the other fields of the descriptor are legitimate. A descriptor with Owner bit set to 0, with non-legitimate fields (such as Start Of Frame descriptor with F (First) bit not set to  $1$ ) can lead to unpredictable behavior.


### **15.9.2 Descriptor/Frame Closed Interrupt**

When a SDMA channel closes a descriptor with the EI (Enable Interrupt) bit set to '1', a Descriptor Closed interrupt is generated.

**NOTES:**In case the RIFB bit is set in the SDMA configuration register, an interrupt is generated by the Rx channel only on receive frame boundaries.

The correct operation of the frame level interrupt requires all Rx descriptors to have their EI bit set.

#### <span id="page-468-0"></span>**Table 629: SDMA Cause and Mask Register**

- Cause Offset: 0xb800
- Mask Offset: 0x b880





## **15.10SDMA in Auto Mode**

The CPU can set bit 30 in the command/status field of transmit or receive descriptors directing the GT-64240A to work in Auto Mode.

When working with an Auto Mode descriptor, the GT-64240A SDMA works as usual except that it does not clear the Ownership bit when closing the descriptor. The CPU can use this for example to cause the GT-64240A to transmit endlessly (until CPU intervention).





## **15.11SDMA Registers**

### **Table 630: SDMA Register Map**



#### **Table 630: SDMA Register Map (Continued)**



### **Table 631: SDMA Interrupts Register Map**



Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 471



## **16. BAUDE RATE GENERATORS (BRG)**

There are two baud rate generators (BRGs) in the GT-64240A. [Figure 77](#page-471-0) shows a BRG block diagram.

<span id="page-471-0"></span>



## **16.1 BRG Inputs and Outputs**

There are 5 clock inputs to the baud rate generators (BRGs). One MPP pin can be programmed to function as clock input to the BRGs. Additionally, each of the serial input clocks can be used as a BRG clock. Finally, TClk is also an option.

When a BRG is enabled, it loads the Count Down Value (CDV), from the BRG configuration register, into its count down counter. When the counter expires (i.e. reaches zero), the BRG clock output, BCLK, is toggled and the counter reloads.

## **16.2 BRG Baud Tuning**

A baud tuning mechanism can be used to adjust the generated clock rate to the receive clock rate.

When baud tuning is enabled, the baud tuning mechanism monitors for a start bit, i.e. High-to-Low transition. When a start bit is found, the baud tuning machine measures the bit length by counting up until the next Low-to-High transition. The count-up value of the BRG is then loaded into the Count Up Value (CUV) register and a maskable interrupt is generated signaling the CPU that the bit length value is available. The CPU reads the value from the CUV and adjusts the CDV to the requested value.

The CUV can be used to adjust the CDV, in the BRG configuration register, to the requested value.



## **16.3 BRG Registers**

#### **Table 632: BRG Registers Map**



### <span id="page-472-0"></span>**Table 633: BRGx Configuration Register (BCR)**







#### **Table 633: BRGx Configuration Register (BCR) (Continued)**

#### <span id="page-473-0"></span>**Table 634: BRGx Baud Tuning register (BTR)**

**NOTE:** If the BRG is written for a clock source that is inactive, this register cannot be accessed, see [Table 633](#page-472-0)  bits [22:18].



#### <span id="page-473-1"></span>**Table 635: BRG Cause and Mask Register**

- Cause Offset: 0xb834
- Mask Offset: 0xb8b4



**NOTE:** When a mask bit is set to '1', the corresponding cause bit is also enabled.



## **17. WATCHDOG TIMER**

The GT-64240A internal watchdog timer is a 32-bit count down counter that can be used to generate a nonmaskable interrupt or reset the system in the event of unpredictable software behavior.

After the watchdog is enabled, it is a free running counter that needs to be serviced periodically in order to prevent its expiration.

**NOTE:** WDE and WDNMI watchdog output pins are multiplexed on the MPP pins (see Section 19. "Pins Multiplexing" on page 480). The watchdog timer can be activated only after configuring two MPP pins to act as WDE and WDNMI.

## **17.1 Watchdog Registers**



#### **Table 636: Watchdog Configuration Register (WDC), Offset 0xb410**





#### **Table 637: Watchdog Value Register (WDV), Offset 0xb414**

## **17.2 Watchdog Operation**

After reset, the watchdog is disabled.

**Marting School Community** and School Community and School Community and School Community in the serviced periodically in order to avoid NMI or reset (WDE\*). Watchdog service, the d WDE bits (if set) and reloads the Preset The watchdog must be serviced periodically in order to avoid NMI or reset (WDE\*). Watchdog service is performed by writing '01' to CTL2, followed by writing '10' to CTL2. Upon watchdog service, the GT-64240A clears the NMI and WDE bits (if set) and reloads the Preset\_VAL into the watchdog counter.

et) and reloads the Preset\_VAL into the watchd<br>by '10' into CTL1 disables/enables the watchdo<br>When disabled, the GT-64240A sets the NMI a<br>atchdog counter.<br>changed while the watchdog is enabled. Hower<br>to the watchdog counte A write sequence of '01' followed by '10' into CTL1 disables/enables the watchdog. The watchdog's current status can be read in bit 31 of WDC. When disabled, the GT-64240A sets the NMI and WDE bits (if clear) and reloads the Preset\_VAL into the watchdog counter.

Preset\_VAL and NMI\_VAL can be changed while the watchdog is enabled. However, Preset\_VAL will affect the watchdog only after it is loaded into the watchdog counter (e.g. after watchdog service).

If the watchdog is not serviced before the counter reaches NMI\_VAL, a non-maskable interrupt event occurs. a watchdog expiration event occurs. The NMI bit is reset, asserting low the NMI\* pin.

In order to deassert the NMI\* and/or WDE\* pins, the watchdog must be serviced, disabled or the GT-64240A must be reset. The GT-64240A holds WDE\* asserted for the duration of 16 system cycles after reset assertion.



## **18. GENERAL PURPOSE PORT**

GT-64240A contains a 32-bit General Purpose Port (GPP).

Each of the GPP pins can be assigned to act as a general purpose input or output pin and can be used to register external interrupts (when assigned as input pin). The GPP is multiplexed on the GT-64240A MPP pins (see [Sec](#page-479-1)tion 19.1 "MPP Multiplexing" on page 480 section for more information).

## **18.1 GPP Control Registers**

The GT-64240A includes GPP I/O Control and GPP Level Control registers.

The I/O Control register determines the direction for each GPP pin. Setting a bit to '1' configures the associated GPP pin to act as output pin. Setting a bit to  $\theta$  configures the GPP pin as input pin.

**MART INTERT AND SET AND THEOTHET CONDET AND INTERT AND INTERT AND THEORY CONDEND THEORY OF IT CONDENSIST AND THEORY OF SET AND AND THEORY OF SET AND NUMER AND THE SET AND NUMER AND THE SET AND NUMER AND THE SET AND NUMER** The Level Control register determines the polarity for each GPP pin. Setting a bit to '1' configures the associated GPP pin to be active low. Setting a bit to '0' configures the GPP pin to be active high. The  $GT-64240A$  negates an active low input pin before latching it inside. It inverts an active low output pin before driving it outside.

## **18.2 GPP Value Register**

The GT-64240A includes a 32-bit GPP Value register. Each GPP pin has an associated bit.

**DOM**<br>**POPERTY SERVICE 2-** bit GPP Value register. Each GPP pin has an a<br>sins, the associated bits are read only, and conta<br>s asserted low, the value latched in GPP Value r<br>pins, the associated bits are read/write. The val For pins configured as input pins, the associated bits are read only, and contains the value of the pins. When an input GPP pin is configured as asserted low, the value latched in GPP Value register is the negated value of the pin.

For pins configured as output pins, the associated bits are read/write. The value written to the GPP Value register bits is driven on the associated GPP output pins (inverted in case of active low pin).

## **18.3 GPP Interrupts**

The GPP input pins can be used to register external interrupts. The GT-64240A supports both edge sensitive and level sensitive interrupts.

If the Comm Unit Arbiter Control register's GPP\_INT bit is set to '0' (see [Table 530 on page 334](#page-333-0)), the external interrupts are treated as edge trigger interrupts. An assertion of a GPP input pin (toggle from  $\degree$ 0' to  $\degree$ 1' in case of active high pin, from  $1'$  to  $'0'$  in case of active low pin), results in setting the corresponding bit in GPP Interrupt Cause register.

**NOTE:** The GPP pin must be kept active for at least one TClk cycle to guarantee that the interrupt is registered.

If not masked by the GPP Interrupt Mask register, the GPP interrupt may cause a CPU or PCI interrupt. If a mask bit is set to '1', interrupt is enabled. A mask register setting has no affect on registering GPP interrupts into the GPP Interrupt Cause register.

Interrupt is deasserted as soon as software clears the corresponding bit in the GPP Interrupt cause register (write  $^{\circ}0$ <sup>'</sup>).



If Comm Unit Atbiter Control register's GPP\_INT bit is set to '1', the external interrupts are treated as level interrupts. In this mode, an interrupt is always generated when one of the GPP Value register bits is asserted and it is not masked by the GPP Interrupt Mask register (GPP Interrupt Cause register is not used for the interrupt generation).

**NOTE:** In this mode, the interrupt handler clears the interrupt directly on the originating device.

## **18.4 General Purpose Port Registers**



#### **Table 638: GPP Register Map**

### <span id="page-477-0"></span>**Table 639: GPP I/O Control, Offset: 0xf100**



#### <span id="page-477-1"></span>**Table 640: GPP Level Control, Offset: 0xf110**







#### <span id="page-478-0"></span>**Table 641: GPP Value, Offset: 0xf104**

#### <span id="page-478-1"></span>**Table 642: GPP Interrupt Cause, Offset: 0xf108**



### <span id="page-478-2"></span>**Table 643: GPP Interrupt Mask, Offset: 0xf10c**





## <span id="page-479-0"></span>**19. PINS MULTIPLEXING**

The GT-64240A has two 15-bit E0 and E1 ports, two 7-bit S0 and S1 ports, and 32 MPP pins. Ports E0 and E1 are used as Ethernet ports, ports S0 and S1 as MPSC ports, and the MPP pins as peripheral functions.

## <span id="page-479-1"></span>**19.1 MPP Multiplexing**

The GT-64240A contains 32 Multi Purpose Pins. Each one can be assigned to a different functionality through MPP Control register. The MPP pins can be used as hardware control signals to the GT-64240A different interfaces (UMA control, DMA control, PCI arbiter signals), or as General Purpose Ports.

	MPP Control register. The MPP pins can be used as hardware control signals to the GT-64240A different inter- faces (UMA control, DMA control, PCI arbiter signals), or as General Purpose Ports.						
	Table 644 shows each MPP pins' functionality as determined by the MPP Multiplex register.						
	<b>Table 644: MPP Function Summary</b>						
MPP[0]	MPP[1]	MPP[2]	MPP[3]	MPP[4]	MPP[5]	MPP[6]	MPP[7]
GPP[0]	GPP[1]	GPP[2]	GPP[3]	GPP[4]	GPP[5]	GPP[6]	GPP[7]
DMAReq[0]*	DMAAck[0]*	DMAReq[1]*	DMAAck[1]*	DMAReq[2]*	DMAAck[2]*	DMAReq[3]*	DMAAck[3]*
MGNT*	MREQ*	PME0*	PME1*	$PME1*$	PME0*	MGNT*	MREQ*
EOT[7]	EOT[7]	EOT[6]	EOT[6]	EOT[5]	EOT[5]	EOT[4]	EOT[4]
TCEn[3]	TCTcnt[3]*	TCEn[2]	TCTcnt[2]	TCEn[1]	TCTcnt[1]	TCEn[0]	TCTcnt[0]
DBurst*	InitAct	InitAct	DBurst*	InitAct	DBurst*	DBurst*	InitAct
$Int[0]^*$	$Int[1]^*$	$Int[2]^*$	$Int[3]^*$	$Int[0]^*$	$Int[1]^*$	$Int[2]^*$	$Int[3]^*$
GNT0[0]*	<b>REQ0[0]*</b>	GNT0[1]*	REQ0[1]*	GNT0[2]*	REQ0[2]*	GNT0[3]*	REQ0[3]*
GNT1[0]*	REQ1[0]*	GNT1[1]*	REQ1[1]*	GNT1[2]*	REQ1[2]*	GNT1[3]*	REQ1[3]*
WDNMI*	WDE*	WDNMI*	WDE*	<b>BCIkIn</b>	<b>BCIkIn</b>	<b>BClkOut0</b>	<b>BCIkOut0</b>
Debug[0]	Debug[1]	Debug[2]	Debug[3]	Debug[4]	Debug[5]	Debug[6]	Debug[7]
MPP[8]	MPP[9]	<b>MPP[10]</b>	MPP[11]	MPP[12]	MPP[13]	MPP[14]	<b>MPP[15]</b>
GPP[8]	GPP[9]	GPP[10]	GPP[11]	GPP[12]	GPP[13]	GPP[14]	GPP[15]
DMAReq[4]*	DMAAck[4]*	DMAReq[5]*	DMAAck[5]*	DMAReq[6]*	DMAAck[6]*	DMAReq[7]*	DMAAck[7]*
MGNT*	MREQ*	PME1*	PME0*	PME0*	PME1*	MGNT*	MREQ*
EOT[3]	EOT[3]	EOT[2]	<b>EOT[2]</b>	EOT[1]	EOT[1]	EOT <sub>[0]</sub>	EOT <sub>[0]</sub>
TCEn[7]	TCTcnt[7]	TCEn[6]	TCTcnt[6]	TCEn[5]	TCTcnt[5]	TCEn[4]	TCTcnt[4]
DBurst*	InitAct	InitAct	DBurst*	InitAct	DBurst*	DBurst*	InitAct
$Int[0]^*$	$Int[1]^*$	$Int[2]^*$	$Int[3]^*$	$Int[0]^*$	$Int[1]^*$	$Int[2]^*$	$Int[3]^*$
GNT0[4]*	REQ0[4]*	GNT0[5]*	<b>REQ0[5]*</b>	GNT0[4]*	<b>REQ0[4]*</b>	GNT0[3]*	REQ0[3]*
GNT1[4]*	REQ1[4]*	GNT1[5]*	REQ1[5]*	GNT1[4]*	REQ1[4]*	GNT1[3]*	REQ1[3]*
WDNMI*	WDE*	WDNMI*	WDE*	<b>BClkOut0</b>	<b>BClkOut0</b>	<b>BCIkIn</b>	<b>BCIkIn</b>
Debug[8]	Debug[9]	Debug[10]	Debug[11]	Debug[12]	Debug[13]	Debug[14]	Debug[15]

<span id="page-479-2"></span>**Table 644: MPP Function Summary** 





#### **Table 644: MPP Function Summary (Continued)**

**NOTE:** Since each pin might act as output or input pin, depending on its configured functionality, all MPP pins wake up after reset as GPP input pins.



## **19.2 Serial Ports Multiplexing**

The GT-64240A has three fast Ethernet controllers, and two MPSC controllers. These controllers interface with other devices through ports E0, E1, S0, S1. The functionality of the different ports is determined via Serial Ports Multiplex register as shown in [Table 645](#page-481-0) through [Table 647.](#page-482-0)

Pin	MII	RMII	<b>Initial State</b>	
E0[0]	MTxEN0	MTxEN0	3-state	
E0[1]	MTxCLK0	REF_CLK	3-state	
E0[2]	MTxD0[0]	MTxD0[0]	3-state	
E0[3]	MTxD0[1]	MTxD0[1]	3-state	
E0[4]	MTxD0[2]	MTxD2[0]	3-state	
E0[5]	MTxD0[3]	MTxD2[1]	3-state	
E0[6]	MCOL0	CRS_DV0	3-state	
E0[7]	MRxCLK0		3-state	
E0[8]	MRxD0[0]	MRxD0[0]	3-state	
E0[9]	MRxD0[1]	MRxD0[1]	3-state	
E0[10]	MRxD0[2]	<b>MRxD2[0]</b>	3-state	
E0[11]	MRxD0[3]	MRxD2[1]	3-state	
E0[12]	MRxER0	MTxEN2	3-state	
E0[13]	MRxDV0	CRS_DV2	3-state	
E0[14]	MCRS0		3-state	

<span id="page-481-0"></span>**Table 645: E0 Port Select Summary**

#### **Table 646: E1 Port Select Summary**





#### **Table 646: E1 Port Select Summary (Continued)**

**NOTES:**E1 port has no multiplex control. It is always connected directly to Ethernet controller 1. This controller can act in MII or RMII mode.

Since E0 port pins might act as input or output pins, depending on their configurable functionality, these pins wake up after reset as 3-state input pins, to prevent contentions on the board.



#### <span id="page-482-0"></span>**Table 647: S0 Port Select Summary**





#### **Table 648: S1 Port Select Summary**

**NOTE:** Since the S0 port pins might act as input or output pins, depending on their configurable functionality, these pins wake up after reset as 3-state input pins, in order to prevent contentions on the board.

The S1 port has no multiplex control. It is always connected to MPSC\_1

The above multiplexing allows the following comm ports combinations:

- $2$  MII ports  $+ 2$  MPSC ports
- $\cdot$  3 RMII ports + 2 MPSC ports

## **19.3 Serial Port Configuration**

gin act as liput of output pins, depending on the<br>
eset as 3-state input pins, in order to prevent co<br>
blex control. It is always connected to MPSC\_1<br>
following comm ports combinations:<br>
rts<br>
sorts<br> **SOCTS**<br> **SOCTS**<br> **CO** Since the serial ports have different configurations and part of them wake-up after rest as tri-state pins, the following pull-ups and pull-downs are necessary:

- If not using port E0, pull down all of its inputs. To minimize the number of pull downs, configure the port to MII and pull down pins E0[1] and E0[14:6].
- When E0 is configured as two RMII ports, pins  $E0[7]$  and  $E0[14]$  are not connected and must be pulled down. If only one of the two RMIIs are used (Ethernet controller 0), pins E0[13] and E0[11:10] must not be connected and must be pulled down
- ï If not using port E1, pull down all of its inputs. To minimize the number of pull downs, configure the port to MII and pull down pins E1[1] and E1[14:6].
- When E1 is configured as an RMII port, pins E1[1], E1[7:6], E1[12:10], and E1[14] are not connected and must be pulled down.
- If not using port S0, configure the port to MPSC and pull down pins  $S0[1]$  and  $S0[6:3]$ .
- If not using port S1, configure the port to MPSC and pull down pins  $S1[1]$  and  $S1[6:3]$ .



## **19.4 MPP Interface Registers**

#### **Table 649: GPP Interface Register Map**



#### <span id="page-484-0"></span>**Table 650: MPP Control0, Offset: 0xf000**







### **Table 650: MPP Control0, Offset: 0xf000 (Continued)**





### **Table 650: MPP Control0, Offset: 0xf000 (Continued)**



### <span id="page-487-0"></span>**Table 651: MPP Control1, Offset: 0xf004**





### **Table 651: MPP Control1, Offset: 0xf004 (Continued)**





### **Table 651: MPP Control1, Offset: 0xf004 (Continued)**





#### <span id="page-490-0"></span>**Table 652: MPP Control2, Offset: 0xf008**





### **Table 652: MPP Control2, Offset: 0xf008 (Continued)**





#### **Table 652: MPP Control2, Offset: 0xf008 (Continued)**



#### <span id="page-493-0"></span>**Table 653: MPP Control3, Offset: 0xf00c**







### **Table 653: MPP Control3, Offset: 0xf00c (Continued)**

![](_page_495_Picture_0.jpeg)

![](_page_495_Picture_162.jpeg)

### **Table 653: MPP Control3, Offset: 0xf00c (Continued)**

### <span id="page-495-0"></span>**Table 654: Serial Ports Multiplex, Offset: 0xf010**

![](_page_495_Picture_163.jpeg)

![](_page_496_Picture_1.jpeg)

![](_page_496_Picture_78.jpeg)

#### **Table 654: Serial Ports Multiplex, Offset: 0xf010 (Continued)**

MARY COMPANY CONFIDENTIAL **DO NOTERFROOTER** 

![](_page_497_Picture_0.jpeg)

# **20. I2C INTERFACE**

The GT-64240A has full  $I^2C$  support. It can act as master generating read/write requests and as a slave responding to read/write requests. It fully supports multiple I<sup>2</sup>C masters environment (clock synchronization, bus arbitration).

The  $I^2C$  interface can be used for various applications. It can be used to control other  $I^2C$  on board devices, to read DIMM SPD ROM and is also used for serial ROM initialization. For more details, see Section 24. "Reset Configuration" on page 522.

## **20.1 I2C Bus Operation**

The  $I^2C$  port consists of two open drain signals:

- SCL (Serial Clock)
- SDA (Serial address/data)

The  $I<sup>2</sup>C$  master starts a transaction by driving a start condition followed by a 7- or 10-bit slave address and a read/write bit indication. The target  $I<sup>2</sup>C$  slave responds with acknowledge.

**Las Operation**<br>
Stas of two open drain signals:<br>
tial Clock)<br>
tial address/data)<br>
tial address/data)<br>
tial address/data)<br>
tias a transaction by driving a start condition followed by a 7- or 10-bit slave a<br>
cation. The tar by diving a start condition followed by a 7- of<br>t  $1^2C$  slave responds with acknowledge.<br><sup>4</sup> (1<sup>2</sup>C), following the acknowledge, the master drivite access (8-bit data followed by acknowledge<br>ondition.<br>The slave address a In case of write access ( $R/\overline{W}$  bit is '0'), following the acknowledge, the master drives 8-bit data and the slave responds with acknowledge. This write access (8-bit data followed by acknowledge) continues until the  $1^2C$  master ends the transaction with stop condition.

In case of read access, following the slave address acknowledge, the  $I<sup>2</sup>C$  slave drives 8-bit data and the master responds with acknowledge. This read access (8-bit data followed by acknowledge) continues until the I<sup>2</sup>C master ends the transaction by responding with no acknowledge to the last 8-bit data, followed by a stop condition.

A target slave that cannot drive valid read data right after it received the address, can insert "wait states" by forcing SCL low until it has valid data to drive on the SDA line.

A master is allowed to combine two transactions. After the last data transfer, it can drive a new start condition followed by new slave address, rather than drive stop condition. Combining transactions guarantees that the master does not loose arbitration to some other  $I<sup>2</sup>C$  master.

I<sup>2</sup>C examples are shown in Figure 78. For full I<sup>2</sup>C protocol description look in Philips Semiconductor I<sup>2</sup>C spec.

![](_page_498_Picture_1.jpeg)

### <span id="page-498-0"></span>**Figure 78: I2C Examples**

![](_page_498_Figure_3.jpeg)

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 499

![](_page_499_Picture_0.jpeg)

# **20.2 I2C Registers**

The  $I<sup>2</sup>C$  interface master and slave activities are handled by simple CPU (or PCI) access to internal registers, plus interrupt interface. The following sections describe each of these registers.

## **20.2.1 I2C Slave Address registers**

The  $I<sup>2</sup>C$  slave interface supports both 7-bit and 10-bit addressing. The slave address is programmed by the Slave Address register and Extended Slave Address register (see [Table 658](#page-504-0) and [Table 659 on page 506](#page-505-0)).

When the  $I<sup>2</sup>C$  receives a 7-bit address after a start condition, it compares it against the value programed in the Slave Address register, and if it matches, it responds with acknowledge.

ives a 7-bit address after a start condition, it compares it against the value projection, and if it matches, it responds with acknowledge.<br>
Iddress bits are '11110xx', meaning that it is an 10-bit slave address, the 1<sup>2</sup>C If the received 7 address bits are '11110xx', meaning that it is an 10-bit slave address, the I<sup>2</sup>C compares the received 10-bit address with the 10-bit value programed in the Slave Address and Extended Slave Address registers, and if it matches, it responds with acknowledge.

The  $1<sup>2</sup>C$  interface also support slave response to general call transactions. If GCE bit in the Slave Address register is set to '1', the I<sup>2</sup>C also responds to general call address (0x0).

## **20.2.2 I2C Data Register**

The 8-bit Data register is used both in master and slave modes.

In master mode, the CPU must place the slave address or write data to be transmitted. In case of read access, it contains received data (need to be read by CPU).

**Produce 1** in master and slave modes.<br>
ce the slave address or write data to be transmit<br>
read by CPU).<br>
Intains data received from master on write acces<br>
ns the first bit to be transmitted or being receive<br> **Ster**<br>
owing In slave mode, the Data register contains data received from master on write access, or data to be transmitted (written by CPU) on read access.

**NOTE:** Data register MSB contains the first bit to be transmitted or being received.

## **20.2.3 I2C Control Register**

This 8-bit register contains the following bits:

![](_page_499_Picture_186.jpeg)

### **Table 655: I2C Control Register Bits**

![](_page_500_Picture_1.jpeg)

![](_page_500_Picture_163.jpeg)

### **Table 655: I2C Control Register Bits (Continued)**

## <span id="page-500-0"></span>**20.2.4 I2C Status Register**

This 8-bit register contains the current status of the  $I<sup>2</sup>C$  interface. Bits[7:3] are the status code, bits[2:0] are Reserved (read only 0). Table 656 summarizes all possible status codes.

<span id="page-500-1"></span>![](_page_500_Picture_164.jpeg)

![](_page_500_Picture_165.jpeg)

### Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 501

![](_page_501_Picture_0.jpeg)

### **Table 656: I2C Status Codes (Continued)**

![](_page_501_Picture_115.jpeg)

![](_page_502_Picture_1.jpeg)

### **20.2.5 Baude Rate Register**

 $I<sup>2</sup>C$  spec defines SCL frequency of 100KHz (400KHz in fast mode). The  $I<sup>2</sup>C$  module contains a clock divider that separates TClk to generate the SCL clock. Setting bits[6:0] of Baude Rate register defines SCL frequency as follows: *TClk*

$$
F_{SCL} = 10 \cdot (M+1) \cdot 2^{(N+1)}
$$

**NOTE:** Where M is the value represented by bits[6:3] and N the value represented by bits[2:0]. If for example *M=N=4* (which are the default values), running *TClk* at 10MHz results in *SCL* frequency of 62.5KHz.

# **20.3 I2C Master Operation**

The CPU can initiate I<sup>2</sup>C master read and write transactions via I<sup>2</sup>C registers, as described in the following sections.

### <span id="page-502-0"></span>**20.3.1 Master Write Access**

Master write access consists of the following steps:

- 1. The CPU sets the  $I^2C$  Control register's Start bit [5] to '1', see Table 661 on page 506. The  $I^2C$  master then generates a start condition as soon as the bus is free, then sets an Interrupt flag, and then sets the Status register to 0x8.
- $V=4$  (which are the default values), running *TClk* at 10MHz results in *SCL* free<br> **Master Operation**<br>
initiate 1<sup>2</sup>C master read and write transactions via 1<sup>2</sup>C registers, as described in<br> **aster Write Access**<br>
access **Access**<br>
of the following steps:<br>
C Control register's Start bit [5] to '1', see Tabl<br>
condition as soon as the bus is free, then sets a<br>
.<br>
At address plus write bit to the Data register, and t<br>
rive slave address on the 2. The CPU writes 7-bit address plus write bit to the Data register, and then clears Interrupt flag for the  $I<sup>2</sup>C$ master interface to drive slave address on the bus. The target slave responds with acknowledge, causing Interrupt flag to be set, and status code of  $0x18$  be registered in the Status register. If the target  $I^2C$ device has an 10-bit address, the CPU needs to write the remainder 8-bit address bits to the Data register, and then clears Interrupt flag for the master to drive this address on the bus. The target device responds with acknowledge, causing an Interrupt flag to be set, and status code of 0xD0 be registered in the Status register.
- 3. The CPU writes data byte to the Data register, and then clears Interrupt flag for the  $I<sup>2</sup>C$  master interface to drive the data on the bus. The target slave responds with acknowledge, causing Interrupt flag to be set, and status code of 0x28 be registered in the Status register. The CPU continues this loop of writing new data to the Data register and clear Interrupt flag, as long as it needs to transmit write data to the target.
- 4. After last data transmit, the CPU may terminate the transaction or restart a new transaction. To terminate the transaction, the CPU sets the Control register's Stop bit and then clears the Interrupt flag, causing  $I^2C$  master to generate a stop condition on the bus, and go back to idle state. To restart a new transaction, the CPU sets the  $I<sup>2</sup>C$  Control register's Start bit and clears the Interrupt flag, causing  $I<sup>2</sup>C$ master to generate a new start condition.
- **NOTE:** This sequence describes a normal operation. There are also abnormal cases, such as a slave not responding with acknowledge, or arbitration loss. Each of these cases is reported in the Status register and needs to be handled by CPU.

![](_page_503_Picture_0.jpeg)

### **20.3.2 Master Read Access**

- 1. Generating start condition, exactly the same as in the case of write access, see Section 20.3.1 "Master Write Access<sup>"</sup> on page 503).
- 2. Drive 7- or 10-bit slave address, exactly the same as in the case of write access, with the exception that the status code after 1st address byte transmit is 0x40, and after 2nd address byte transmit (in case of 10 bit address) is 0xE0.
- 3. Read data being received from target device is placed in the data register and acknowledge is driven on the bus. Also interrupt flag is set, and status code of 0x50 is registered in the Status register. The CPU reads data from Data register and clears the Interrupt flag to continue receiving next read data byte. This look is continued as long as the CPU wishes to read data from the target device.
- Home Data registor and occurs are considered in the Slate of the Slate consideration in thinued as long as the CPU wishes to read data from the target device.<br>
Mattein or generates a new start condition to restart a new tr 4. To terminate, the read access needs to respond with no acknowledge to the last data. It then generates a stop condition or generates a new start condition to restart a new transaction. With last data, the CPU clears the I<sup>2</sup>C Control register's Acknowledge bit (when clearing the Interrupt bit), causing the I<sup>2</sup>C master interface to respond with no acknowledge to last received read data. In this case, the Interrupt flag is set with status code of 0x58. Now, the CPU can issue a stop condition or a new start condition.
- These a normal operation. There are also abnorm<br>edge, or arbitration loss. Each of these cases is is<br>by CPU.<br>**COVECE ACCES**<br>of these cases is a signal of the control of the receiving write data from the master.<br>**ESS**<br>**RES NOTE:** The above sequence describes a normal operation. There are also abnormal cases, such as the slave not responding with acknowledge, or arbitration loss. Each of these cases is reported in the Status register and needs to be handled by CPU.

# **20.4 I2C Slave Operation**

The  $I<sup>2</sup>C$  slave interface can respond to a read access, driving read data back to the master that initiated the transaction, or respond to write access, receiving write data from the master.

The two cases are described in the following sections.

### **20.4.1 Slave Read Access**

Upon detecting a new address driven on the bus with read bit indication, the  $I<sup>2</sup>C$  slave interface compares the address against the address programmed in the Slave Address register. If it matches, the slave responds with acknowledge. It also sets the Interrupt flag, and sets status code to 0xA8.

**NOTE:** If the  $I^2C$  slave address is 10-bit, the Interrupt flag is set and status code changes only after receiving and identify address match also on the 2nd address byte).

The CPU now needs to write new read data to the Data register and clears the Interrupt flag, causing  $I^2C$  slave interface to drive the data on the bus. The master responds with acknowledge causing an Interrupt flag to be set, and status code of 0xB8 to be registered in the Status register.

If the master does not respond with acknowledge, the Interrupt flag is set, status code 0f 0xC0 is registered, and I<sup>2</sup>C slave interface returns back to idle state.

If the master generates a stop condition after driving an acknowledge bit, the  $I<sup>2</sup>C$  slave interface returns back to idle state.


## **20.4.2 Slave Write Access**

Upon detecting a new address driven on the bus with read bit indication, the  $I<sup>2</sup>C$  slave interface compares the address against the address programed in the Slave Address register and, if it matches, responds with acknowledge. It also sets an Interrupt flag, and sets status code to 0x60 (0x70 in case of general call address, if general call is enabled).

Following each write byte received, the  $I^2C$  slave interface responds with acknowledge, sets an Interrupt flag, and sets status code to 0x80 (0x90 in case of general call access). The CPU then reads the received data from Data register and clears Interrupt flag, to allow transfer to continue.

If a stop condition or a start condition of a new access is detected after driving the acknowledge bit, an Interrupt<br>
flag is set and a status code of  $0xA0$  is registered.<br> **20.5**  $1^2C$  Interface Registers<br>
Table 657: flag is set and a status code of 0xA0 is registered.

# **20.5 I2C Interface Registers**



### **Table 657: I2C Interface Register Map**

## <span id="page-504-0"></span>**Table 658: I2C Slave Address, Offset: 0xc000**





<span id="page-505-0"></span>



## <span id="page-505-1"></span>**Table 660: I2C Data, Offset: 0xc004**



# <span id="page-505-2"></span>**Table 661: I2C Control, Offset: 0xc008**







## <span id="page-506-0"></span>**Table 662: I2C Status, Offset: 0xc00c1**

1. Status and Baude Rate registers share the same offset. When being read, this register functions as Status register. When written, it acts as Baude Rate register.

## **Table 663: I2C Baude Rate, Offset: 0xc00c1**



1. Status and Baude Rate registers share the same offset. When being read, this register functions as Status register. When written, it acts as Baude Rate register.

## <span id="page-506-1"></span>**Table 664: I2C Soft Reset, Offset: 0xc01c**





# **21. INTERRUPT CONTROLLER**

The GT-64240A includes an interrupt controller that routes internal interrupt requests (and optionally external interrupt requests) to both the CPU and the PCI bus.

The GT-64240A can drive up to seven interrupt pins. There are two open-drain interrupt pins dedicated for the two PCI interfaces, one dedicated CPU interrupt, and up to four additional CPU interrupts multiplexed on MPP pins.

**NOTE:** The four CPU interrupts multiplexed can be used to drive R5000/R7000 multiple interrupt inputs.

All seven interrupts driven by the GT-64240A are level sensitive. The interrupt is kept active as long there is at least one non-masked cause bit set in the Interrupt Cause register.

# **21.1 Interrupt Cause and Mask Registers**

The GT-64240A handles interrupts in two stages. It includes a main cause register that summarizes the interrupts generated by each unit, and specific unit cause registers, that distinguish between each specific interrupt event.

## **21.1.1 Interrupts Cause Registers**

The GT-64240A units cause registers are:





Each unit has its own cause and mask registers. Once an interrupt event occurs, its corresponding bit in the cause register is set to '1'. If the interrupt is not masked, it is also marked in the main interrupt cause register.

**NOTE:** The unit local mask register has no effect on the setting of interrupt bits in the Local Cause register. It only effects the setting of the interrupt bit in the Main Interrupt Cause register.



For example, if the CPU attempts to write to a write protected region, the WrProt bit in the CPU Cause register is set to '1'. If the interrupt is not masked by CPU Mask register, the CPU bit in the Main Interrupt Cause register is also set. The interrupt handler first reads the Main Cause register and identifies that some CPU error event occurred. Then, it reads the CPU Cause register and identifies the exact cause for the interrupt.

**NOTE:** The Main Interrupt Cause register bits are Read Only. To clear an interrupt cause, the software needs to clear (write 0) the active bit(s) in the local cause register.

## **21.1.2 Interrupts Mask Registers**

There are seven mask registers corresponding to the seven interrupt pins. Setting these registers allows reporting different interrupt events on different interrupt pins. If a bit in the mask register is set to  $1$ , the corresponding interrupt event is enabled. The setting of the mask bits has no affect on the value registered in the Interrupt Cause register, it only affects the assertion of the interrupt pin.

The Main Interrupt Cause register is built of two 32-bit registers - Low and High. The main three interrupts - PCI 0 interrupt, PCI 1 interrupt and CPU interrupt - also have two 32-bit mask registers, each. However, the additional four optional interrupt pins have a single 32-bit mask register, each. The user can select whether the interrupt is triggered by Low or High Interrupt Cause register bits, depending on the setting of bit[31] of the mask register.

increase the methal methal controller and the seven interrupt pins. Setting these registers or the present the other and fifferent interrupt by in a bit in the mask register is set to <sup>1</sup>, it is enabled. The setting of the Mask registers are physically placed in differem<br>
means that one cannot guarantee write ordering<br>
S. If such ordering is required (for example, clear<br>
mask in the main mask register), the first write register programing is **NOTE:** The Main Cause and Mask registers are physically placed in different units than the Local Cause and Mask registers. This means that one cannot guarantee write ordering between Main Mask registers and Local Cause registers. If such ordering is required (for example, clear cause bit in the local cause register, and then cancel mask in the main mask register), the first write must be followed with a read (that guarantees that the register programing is done) and only then programs the second register.

## **21.1.3 Selected Cause Registers**

If any of the three main interrupt pins are asserted, for the interrupt handler to identify the exact interrupt, it must read both the Low and High Interrupt Cause registers. To minimize this procedure to a single read, the GT-64240A contains three Selected Cause registers. The interrupt handler can read these registers rather than the cause registers.

A Select Cause register is a shadow register of the Low or High Cause register, depending whether the active interrupt bit is in the Low or High Cause register. Bit[30] of the Select Cause register, indicates which of Low or High Cause registers are currently represented by the Select Cause register.

## **21.1.4 Error Report Registers**

The GT-64240A also implements on each of its interfaces, Error Report registers that latch the address (and sometimes data, command, byte enables) upon interrupt assertion caused by an error condition (such as parity error or address miss match). These registers can be helpful for the interrupt handler to locate the exact failure.

**NOTE:** For full details, see the registers section of each interface.



# **21.2 Interrupt Controller Registers**

### **Table 666: Interrupt Controller Register Map**



# <span id="page-509-0"></span>**Table 667: Main Interrupt Cause (Low), Offset: 0xc181**







## **Table 667: Main Interrupt Cause (Low), Offset: 0xc181 (Continued)**





## **Table 667: Main Interrupt Cause (Low), Offset: 0xc181 (Continued)**

1. All bits are read only. To clear an interrupt, the software must access the Local Interrupt Cause registers.

2. Set upon any DMA channel address decoding failure, access protection violation, or descriptor ownership violation.

## <span id="page-511-0"></span>**Table 668: Main Interrupt Cause (High), Offset: 0xc68**



Page 512 Document Classification: Proprietary Information Doc. No. MV-S100413-00 Rev. A

August 29, 2001 **Confidential** Composition Copyright © 2001 Marvell





### **Table 668: Main Interrupt Cause (High), Offset: 0xc68 (Continued)**

## <span id="page-512-0"></span>**Table 669: CPU Interrupt Mask (Low), Offset: 0xc1c**



# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001

Doc. No. MV-S100413-00 Rev. A Document Classification: Proprietary Information Page 513





## **Table 669: CPU Interrupt Mask (Low), Offset: 0xc1c (Continued)**

## **Table 670: CPU Interrupt Mask (High), Offset: 0xc6c**







### **Table 670: CPU Interrupt Mask (High), Offset: 0xc6c (Continued)**

## <span id="page-514-1"></span>**Table 671: CPU Select Cause, Offset: 0xc701**



1. Read Only register.

## <span id="page-514-2"></span>**Table 672: PCI\_0 Interrupt Mask (Low), Offset: 0xc24**



### <span id="page-514-0"></span>**Table 673: PCI\_0 Interrupt Mask (High), Offset: 0xc64**





### <span id="page-515-0"></span>**Table 674: PCI\_0 Select Cause, Offset: 0xc74**



### <span id="page-515-1"></span>**Table 675: PCI\_1 Interrupt Mask (Low), Offset: 0xca4**



### <span id="page-515-2"></span>**Table 676: PCI\_1 Interrupt Mask (High), Offset: 0xce4**



### <span id="page-515-3"></span>**Table 677: PCI\_1 Select Cause, Offset: 0xcf4**



## <span id="page-515-4"></span>**Table 678: CPU Int[0]\* Mask, Offset: 0xe60**



### <span id="page-515-5"></span>**Table 679: CPU Int[1]\* Mask, Offset: 0xe64**



### <span id="page-515-6"></span>**Table 680: CPU Int[2]\* Mask, Offset: 0xe68**





### <span id="page-516-0"></span>**Table 681: CPU Int[3]\* Mask, Offset: 0xe6c**



**MARY COMPANY CONFIDENTIAL DO NOTERFROOTER** 



# **22. INTERNAL ARBITRATION CONTROL**

The GT-64240A internal architecture is based on a 64-bit data path connecting between the different interfaces. This internal architecture allows concurrent data transfers between different interfaces (for example, CPU read from SDRAM, PCI 0 read from device and IDMA write to PCI 1 at the same time), as well as transaction pipelining (issue multiple transactions in parallel between the same source and destination).

[Figure 79](#page-517-0) shows how the data path routing is controlled via a central routing unit (also called Crossbar).

<span id="page-517-0"></span>



Sometimes conflicts may occur over resources. For example, if the CPU, PCI 0, PCI 1, and IDMA request access to SDRAM simultaneously, these requests cannot be served at the same time. The central routing unit contains programmable arbitration mechanisms to optimize device performance, according to the system requirements, as shown in [Figure 80.](#page-518-0)



### <span id="page-518-0"></span>**Figure 80: SDRAM Interface Arbitration**



Each arbiter is a user defined round-robin arbiter (called a "pizza arbiter"). Figure 81 shows an example of the Device interface arbiter.

### <span id="page-518-1"></span>**Figure 81: Configurable Weights Arbiter**





The user can define each of the 16 slices of this "pizza arbiter". The arbiter is working on a transaction basis. Each transaction can vary from one up to 16 64-bit word transfers. In the above example, the transactions targeted to the specific unit are split up as follows:

- 50% for CPU transactions.
- 25% for communication unit transactions.
- 12.5% for the PCI 0 and PCI 1 transactions.

This "pizza" configuration also allows the user to guarantee minimum latency. Even if the CPU does not require 50% allocation, the above configuration guarantees that in the worst case, the CPU request needs to wait for one transaction of another unit before being served.

At each clock cycle, the Crossbar arbiter samples all requests and gives the bus to the next agent according to the "pizza". It is parked on the last access.

The exact registers settings can be found in the CPU, PCI, SDRAM, Device, IDMA and Comm units registers sections.

ther unit before being served.<br>
e, the Crossbar arbiter samples all requests and gives the bus to the next agent and on the last access.<br>
settings can be found in the CPU, PCI, SDRAM, Device, IDMA and Comm<br>
in also be mark An arbiter slice can also be marked as NULL. If marked as NULL, the arbiter works as if the NULL slice does not exist. For example, if only two requests are used, and they need to get the same bandwidth, the user can specify first slice per one request, second slice per the other request, and all the rest slices as NULL. This is equivalent to specifying half of the slices for one request and the other half for the other request.

In the state of the other request, and all the rest slip for one request and the other half for the other om an interface's "pizza" Arbiter Control regist<br>ple, the comm unit is removed from the DRAM<br>esses the DRAM. If it a **NOTE:** Once a unit is removed from an interface's "pizza" Arbiter Control register, this unit has no access to this interface. If for example, the comm unit is removed from the DRAM interface "pizza" arbiter, the comm unit no longer accesses the DRAM. If it attempts to access the DRAM, the unit will get stuck.



# **23. RESET PINS**

The GT-64240A supports three reset pins:

- SysRst\* which is the main reset pin.
- RST0\* and RST1\* pins which are the PCI interfaces reset pins.

Separating SysRst\* from the PCI reset pins is typically required in Hot Swap configurations, where you want the CPU to boot and start to initialize the board before the PCI slot reset signal is deasserted. Separating the two PCI interface resets is required for PCI compliance reasons (since the two PCI busses are independent, each one must have its own reset).

SysRst<sup>\*</sup> is the main GT-64240A reset pin. When asserted, all GT-64240A logics are in reset state and all outputs are floated, except for DRAM address and control outputs (see Section 5.10 "SDRAM Initialization" on page [116\)](#page-115-0).

main GT-64240A reset pin. When asserted, all GT-64240A logics are in reset<br>expert for DRAM address and control outputs (see Section 5.10 "SDRAM Initial<br>exets pins are asynchronous inputs and synchronized internally. The in **NOTE:** All resets pins are asynchronous inputs and synchronized internally. The internal synchronized reset is delayed by three clock cycles in respect to the external reset pin, causing the GT-64240A output pins to remain floated for three cycles after reset deassertion.

The PCI reset pins are independent. The PCI interface is kept in its reset state as long as its corresponding reset pin is asserted. On reset deassertion, all PCI configuration registers are set to their initial values as specified in the PCI spec.

**NOTE:** The PCI reset pins must never be deasserted prior to SysRst\* deassertion.

ndent. The PCI interface is kept in its reset state<br>ertion, all PCI configuration registers are set to<br>ust never be deasserted prior to SysRst\* deasse<br>ts SysRst\* deassertion prior to the PCI reset pir<br>e when the PCI bus is Since the GT-64240A supports SysRst\* deassertion prior to the PCI reset pins deassertion, the CPU software might need a hook to recognize when the PCI bus is alive. Use the PCI Mode register's PRst bit [31] of each PCI interface for this purpose, see Table 234 on page 209. Upon PCI reset deassertion, the bit is set to '1'.



# **24. RESET CONFIGURATION**

The GT-64240A must acquire some knowledge about the system before it is configured by the software. Special modes of operation are sampled on RESET to enable the GT-64240A to function as required.

The GT-64240A supports two methods of reset configuration:

- Pins sampled on SysRst\* deassertion (requires pins pulled up/down to Vcc/GND).
- Serial ROM initialization.

# **24.1 Pins Sample Configuration**

If not using serial ROM initialization, the following configuration pins are sampled during Rst\* assertion. These signals must be kept pulled up or down until Rst\* deassertion (zero Hold time in respect to Rst\* deassertion).

<span id="page-521-0"></span>**Table 682: Reset Configuration** 

24.1 Pins Sample Configuration	
	If not using serial ROM initialization, the following configuration pins are sampled during Rst* assert signals must be kept pulled up or down until Rst* deassertion (zero Hold time in respect to Rst* deass
<b>Table 682: Reset Configuration</b>	
Pin	<b>Configuration Function</b>
AD[0]	Serial ROM initialization
0- $1 -$	Not supported Supported NOTE: If Serial ROM initialization is enabled, the additional required strapping options are AD[1] Serial ROM Byte Offset Width, AD[3:2] Serial ROM Address, AD[4] CPU endianess, AD[28:30] PLL Settings, and AD[31] CPU Interface Voltage. See Section 24.2 "Serial ROM Initialization" on page 524.
AD[1]	Serial ROM Byte Offset Width
0- $1-$	Up to 8-bit address Address wider than 8-bit
AD[3:2]	Serial ROM Address[1:0]
$00 -$ $01 -$ $10 -$ $11 -$	Rom address is 1010000 Rom address is 1010001 Rom address is 1010010 Rom address is 1010011
AD[4]	<b>CPU Data Endianess</b>
0- $1 -$	Big endian Little endian
AD[5]	<b>CPU Interface Clock</b>
0- $1-$	CPU interface is running with SysClk, asynchronously to TClk CPU interface is running with TClk
AD[7:6]	<b>CPU Bus Configuration</b>
	Must be strapped to 10.

August 29, 2001 **Confidential** Contemporary Confidential Copyright © 2001 Marvell



## **Table 682: Reset Configuration (Continued)**

Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001



### **Table 682: Reset Configuration (Continued)**



In addition to the above strapping, the GT-64240A samples PCI\_0 64EN pin and PCI\_1 REQ64\* pin during PCI reset deassertion, to recognize whether the PCI interface is connected to a 64-bit backplane. The PCI spec requires a device to sample the REQ64\* pin. However, CompactPCI HotSwap ready devices must sample 64EN, instead. Since the GT-64240A PCI\_0 interface is HotSwap ready compliant, it samples the 64EN rather than the REQ64\* pin.

**NOTE:** If used in non-HotSwap board, the 64EN pin must be shorted to REQ64\* pin.

# <span id="page-523-0"></span>**24.2 Serial ROM Initialization**

The GT-64240A supports initialization of ALL it's internal and configuration registers and other system components through the  $1^2\overline{C}$  master interface. If serial ROM initialization is enabled (AD[0] pin sampled High on SysRst\* deassertion), the GT-64240A I<sup>2</sup>C master starts reading initialization data from serial ROM and writes it to the appropriate registers (or to any of GT–64240A interfaces, according to address decoding).



**NOTE:** If Serial ROM initialization is enabled, the additional required strapping options are AD[1] Serial ROM Byte Offset Width, AD[3:2] Serial ROM Address, AD[4] CPU endianess, AD[28:30] PLL Settings, and AD[31] CPU Interface Voltage.

## **24.2.1 Serial ROM Data Structure**

Serial ROM data structure consists of a sequence of 32-bit address and 32-bit data pairs, as shown in [Figure 82.](#page-524-0)

<span id="page-524-0"></span>



The GT-64240A reads eight bytes at a time. It compares the first four bytes to the CPU interface address decoding registers and, based on address decoding result, writes the next four bytes to the required target. This scheme enables not only to program the GT-64240A internal registers, but also to initialize other system components. The only limitation is that it supports only single 32-bit writes (no byte enables nor bursts are supported). For example, it is possible to:

- Program the GT-64240A internal registers by setting addresses that match the CPU internal space (default address is 0x14000XXX).
- Program the GT-64240A PCI configuration registers using the PCI 0 Configuration Address and PCI Configuration Data registers (offsets 0xcf8 and 0xcfc).
- Initialize other devices residing on the PCI bus by initiating PCI write transactions.

To support access to the PCI devices that are mapped beyond the 4Gbyte address space, there is also Serial Init PCI High Address register. If initialized to a value other than '0', serial ROM initialization to PCI devices results in DAC cycle on the PCI bus.

The Serial Init Last Data register contains the expected value of last serial data item (default value is 0xffffffff). When the GT-64240A reaches last data, it stops the initialization sequence.



**NOTE:** The 32-bit address must always be in Little Endian convention.

When using the ROM for initializing the GT-64240A's internal registers, the ROM's data must be in Little Endian convention. This also applies when interfacing with a CPU set to Big Endian.





## **24.2.2 Serial ROM Initialization Operation**

On SysRst\* deassertion, the GT-64240A starts the initialization process. It first performs a dummy write access to the serial ROM, with data byte(s) of  $0x0$ , in order to set the ROM byte offset to  $0x0$ . Then, it performs the sequence of reads, until reaches last data item, as shown in [Figure 83](#page-526-0).

<span id="page-526-0"></span>



For a detailed description of  $I^2C$  implementation, see Section 20. "I2C Interface" on page 498.

**NOTE:** Initialization data must be programmed in the serial ROM starting at offset 0x0

The GT-64240A assumes 7-bit serial ROM address of 'b10100XX. The value of XX is sampled at reset ([see section 24.2.3\)](#page-526-1).

To set the ROM byte offset to  $\degree 0$ , the GT-64240A performs a dummy write of one or two bytes, depending on Serial ROM Byte Address strapping.

After receiving the last data identifier (default value is 0xffff.ffff), the GT-64240A receives an additional byte of dummy data. It responds with no-ack and then asserts the stop bit.

## <span id="page-526-1"></span>**24.2.3 Serial ROM Initialization in Multi-GT Configuration**

In multi-GT configuration, each GT-64240A device must have its own serial ROM initialization code.

The Serial ROM address bits[1:0] are sampled at reset. Each  $GT-64240A$  device must be strapped to a different value, thus having different serial ROM slave addresses.

Each serial ROMs treats slave address bits[1:0] differently. Some serial ROMs use these bits as device chip select. In this case, each slave address corresponds to a different serial ROM. This means that every GT-64240A device has its own ROM on the  $I<sup>2</sup>C$  bus. Other serial ROMs use these bits as an internal page select. In this case, one serial ROM is shared between all GT-64240A devices.



On SysRst\* deassertion, all devices attempt to read from the serial ROM(s). However, since each one of them has a different initialization start address (address bits[1:0] differ), only one master device gains bus ownership. The rest looses arbitration and needs to wait until the first one finish its initialization. This way, each device eventually gains bus mastership and is able to read its ROM and perform initialization.

## **24.2.4 Restarting Initialization**

Initialization can be restarted, either by CPU or even by the serial ROM code itself.

When serial initialization starts, Initialization Control register's InitEn bit is cleared. If when reaching last data, the bit is set to '1' (indicating it was set back to 1 by the initialization code), the initialization process starts again, with ROM address and byte offset taken from the Initialization Control register. This feature effectively allows locating the initialization code in a different location within the ROM or even in several ROMs.

In a similar way, the CPU can later reactivate the initialization sequence. This might be useful, if serial ROM initialization code is changed during system operation.

## **24.2.5 Other Interfaces During Initialization**

During initialization, any PCI attempt to access the GT-64240A results in retry termination. This allows the initialization sequence to program all PCI related registers, prior to an OS access to the GT-64240A.

Also, the DRAM initialization sequence is postponed until serial initialization completes, see [Section 5.10](#page-115-0)  [ìSDRAM Initializationî on page 116.](#page-115-0) This guarantees that the SDRAM Timing Parameters register is updated to the right CAS latency prior to DRAM initialization.

**NOTE:** Do not use serial ROM initialization to initialize the SDRAM.

(indicating it was set back to 1 by the initialization code), the initialization process and byte offset taken from the Initialization Control register. This feature effects and byte offset taken from the initialization co mpt to access the GT-64240A results in retry te<br>
PCI related registers, prior to an OS access to t<br>
uence is postponed until serial initialization cor<br>
16. This guarantees that the SDRAM Timing Pa<br>
AM initialization.<br>
itia The CPU access might also need to be postponed until initialization is done. This is achieved by using external hardware to keep the CPU under reset for the entire initialization period. To identify when initialization is done, one of the MPP pins can be configured via the initialization code to act as initialization active output (see [Section](#page-479-0)  19.1 "MPP Multiplexing" on page 480).

## **24.2.6 Serial ROM Initialization Registers**



### **Table 683: Serial Init PCI High Address, Offset: 0xf320**

### **Table 684: Serial Init Last Data, Offset: 0xf324**







### **Table 685: Serial Init Control, Offset: 0xf328**

### **Table 686: Serial Init Status, Offset: 0xf32c**





# **25. GT-64240A CLOCKING**

The GT-64240A supports up to four clock domains:

- TClk (core and DRAM clock)
- SysClk (CPU bus clock)
- PClk0
- $\cdot$  PClk1

**NOTE:** In addition, each serial port has a different clock.

TClk is the fastest clock domain. It can run up to 133MHz and drives an internal PLL, that generates the GT-64240A core clock.

cock domain. It can run up to 133MHz and drives an internal PLL, that general cock comes the DRAM interface clock. The same clock source must drive the GT-64240 also drives SDCI<br>
ROM CO.5 Sn clocks skew). The GT-64240A als TClk is also used as the DRAM interface clock. The same clock source must drive the GT-64240A TClk input and the SDRAM clock (up to 0.5ns clocks skew). The GT-64240A also drives SDClkOut clock. This clock can be used as the SDRAM clock source (after buffered with zero delay clock buffer) instead of TClk, see [Section](#page-118-0)  5.13.1 "SDRAM Clock Output" on page 119.

The CPU interface can run with a dedicated SysClk asynchronous to TClk, or with the core clock (TClk). The CPU interface clock source is determined via AD[5] sampled at reset. SysClk can run up to TClk frequency. When running the CPU interface with the core clock, the SysClk input is not used.

rmined via AD[5] sampled at reset. SysClk can<br>with the core clock, the SysClk input is not used<br>up to 66MHz, asynchronous to TClk. The two I<br>e no limitations on the two interfaces clocks rati<br>uency. The PCI interfaces clocks can run up to 66MHz, asynchronous to TClk. The two PCI interfaces can run at different asynchronous clocks. There are no limitations on the two interfaces clocks ratio. However, PCI clock frequency must not exceed TClk frequency.



# **26. DC CHARACTERISTICS**

**NOTE:** See *AN-67: Powering Up and Powering Down Galileo Technology Integrated Circuits* for information on the power up and power down requirements for a system's power supply.

# **26.1 Absolute and Recommended Operating Conditions**

**NOTE:** The CPU interface I/O voltage is configured to be 2.5V or 3.3V through reset sample, see [Table 682 on](#page-521-0)  [page 522.](#page-521-0)



### **Table 687: Absolute Maximum Ratings**

**NOTE:** Operation at or beyond the maximum ratings is not recommended or guaranteed. Extended exposure at the maximum rating for extended periods of time may adversely affect device reliability.





### **Table 688: Recommended Operating Conditions**

**NOTE:** It is strongly recommended that before designing a system, read *AN-63: Thermal Management for Galileo Technology Products*. This application note describes basic understanding of thermal management of integrated circuits (ICs) and guidelines to ensure optimal operating conditions for GalileoTechnologys products.

### **Table 689: Pin Capacitance**



# **26.2 DC Electrical Characteristics Over Operating Range**









## **Table 690: DC Electrical Characteristics Over Operating Range (Continued)**





### **Table 690: DC Electrical Characteristics Over Operating Range (Continued)**

**NOTE:** The PCI VREF0/1 pins must be connected directly to the 3.3V or the 5V power plane depending on which voltage level PCI\_0/1 supports. VREF0 and VREF1 can be completely independent voltage levels. els.



# **26.3 Thermal Data**

[Table 691](#page-534-0) shows the package thermal data for the GT-64240A.

**NOTE:** For further information, see *AN-63: Thermal Management for Galileo Technology Products*. This application note describes basic understanding of thermal management of integrated circuits (ICs) and guidelines to ensure optimal operating conditions for GalileoTechnologys products.

### <span id="page-534-0"></span>Table 691: Thermal Data for The GT-64240A in BGA 665



# **26.4 PLL Power Filter Circuit**

The GT-64240A has an on-chip PLL to improve its AC timing. To garauntee the stability of the PLL operation, it is critical to insulate the PLL power supply from external signal noise.

## **26.4.1 PLL Power Supply**

The GT-64240A uses two dedicated power supply pins for the PLL:

- ï H25 AVCC Supplies the 1.8V DC for the Analog part of the PLL.
- ï G25 AGND Supplies the GND for the Analog part of the PLL.

The GT-64240A DC specification requires that the PLL GND and the PLL VCC must be supplied with a nominal value of 1.8V DC, with a tolerance of up to 5%. The recommended filtering circuit ensures that the PLL DC specifications are met.

The following sections outline two circuits depending on if the1.8V supply source is available or un-available on board.

## **26.4.2 PLL Power Filter With a 1.8V Power Supply Available On Board**

[Figure 84](#page-535-0) shows a recommended circuit for the GT-64240A PLL filter.

The circuit's purpose is to prevent the interference of the differential and common modes, usually present in PCBs containing several devices, reaching the PLL power supply traces and, subsequently, disturbing its normal operation.

It is assumed that the 1.8V DC source, necessary to bias the PLL, is available on board.



The user must:

- Use dedicated traces to supply the AGND and the 1.8V AVCC directly from the systems power supply to the filtering circuit.
- Confirm that the PLL supply balls (H25, G25) are isolated from other VCC and GND pins of the GT $-$ 64240A.

<span id="page-535-0"></span>**Figure 84: PLL Power Filter Circuit With Common On-board 1.8V Supply** 

<span id="page-535-1"></span>

**NOTE:** In [Figure 85,](#page-535-1) Traces A and B must be parallel and the same length. Also, Galileo Technology recommends to route the traces on the component side, or print side, and, if possible, leave the area clean in layers.

## **26.4.3 PLL Power Filter With No 1.8V Power Supply Available On-board (Backplane Layout)**

[Figure 86](#page-536-0) shows a recommended circuit for the GT-64240A PLL filter when a 1.8V power supply is not readily available on board.

For example, for a 5V DC board supply, the industry standard LM317/LP2951 in an SMT packaging can be used to produce the 1.8V DC for the PLL, with the 240 Ohm resistors connected to the output pin and an adjust pin as indicated.

The user must:

Use dedicated traces to supply the AGND and the 1.8V AVCC directly from the systems power supply to the filtering circuit.



• Confirm that the PLL supply balls (H25, G25) are isolated from other VCC and GND pins of the GT $-$ 64240A.



### <span id="page-536-0"></span>**Figure 86: PLL Power Filter Circuit With Dedicated 1.8V Supply**







## **26.4.4 PLL Power Filter Layout Considerations**

For the two dedicated traces going from the supply source to the filtering circuit, the following must be garaunteed:

- Provide each trace with a minimum width of 20 mil.
- Route the traces in parallel, with minimal spacing.
- ï Give each trace an equal and minimal length.
- Route the traces in noise-free areas and as far as possible from high current traces.
- Make the filtering components SMT, 0603 size.
- Place the 0.1nF capacitor as close as possible to the PLL DC supply pins.
- Place the capacitors in the shown order, with the smallest capacitor closest to the PLL's DC Supply Pins.



# **27. AC TIMING**

**NOTE:** The following targets are subject to change.

## **Table 692: 100 MHz AC Timing**



August 29, 2001 **Confidential** Copyright © 2001 Marvell



### **Table 692: 100 MHz AC Timing (Continued)**





## **Table 692: 100 MHz AC Timing (Continued)**








#### **Table 693: 133 MHz AC Timing**





# Copyright © 2001 Marvell **Confidential** Confidential August 29, 2001











Page 546 **Document Classification: Proprietary Information** Doc. No. MV-S100413-00 Rev. A





Frequency<br>
Clock Period<br>
Setup<br>
Hold<br>
Output Delay<br>
OUTPUT DELAY<br>
CONFIDENTIAL<br>
CO **DO NOTERFROOTER** 



# **28. PINOUT TABLE, 665 PIN BGA**

**NOTE:** The following table is sorted by ball number.























August 29, 2001 **Confidential** Copyright © 2001 Marvell















**NOTE:** VCC=VDD, GND=VSS, NC=Not Connected











# **29. 665 PBGA PACKAGE MECHANICAL INFORMATION**





# **30. GT-64240A PART NUMBERING**

#### **Figure 90: Sample Part Number**



10A is GT-64240A-B-x-C100 or GT-64240A-B<br>this is the commercial temperature grade, 100M<br>bers that can be used when ordering the GT-642 The part numbers for the GT-64240A is GT-64240A-B-x-C100 or GT-64240A-B-x-C133.

These part numbers indicates that this is the commercial temperature grade, 100MHz or 133MHz version.

These are the only valid part numbers that can be used when ordering the GT-64240A.



# **31. GT-64240A PART MARKING AND PIN LOCATION**

**Figure 91: Package Markings and Pin 1 Location** 



# **Nomenclature:**

Galileo Part Number: GT-ZZZZZ

Packaging Designator: P = PQFP  $B = BGA$ M = MQUAD  $L = PLCC$ 

Metal Mask Revision:

- 0 = First silicon (Mask A)
- $1 =$ Mask B
- $2$  = Mask C
- $3$  = Mask D
- $4 =$ Mask E
- Etc.

Manufacturing Running Date: XX= Year YY= Workweek



# **32. REVISION HISTORY**

#### **Table 695: Revision History**

