

TECHNICAL BULLETIN

Differences Between the MV6436x Stepping A2 and B0

Introduction

Note

This technical bulletin summarizes the differences between the MV6436x-A2 and MV6436x-B0 devices.

|--|

For further information about the MV6436x features, refer to the MV6436x Datasheet (Doc. No. MV-S100614-00)

Errata Fixes

Note

The following shows the MV6436x errata that are corrected in the B0 stepping of the device.

\square	
-----------	--

For the latest MV6436x errata and restrictions document, see *MV64360 Functional Errata and Restrictions* (Doc. No. MV-S300193-00).

Errata	Stepping A2	Stepping B0
FEr CPU-#3 Wrong swapping indication on CPU accesses to the PCI interface register.	Exist	Fixed
FEr CPU-#4 Incorrect data is stored when using AltiVec operands at address offset 0x10.	Exist	Fixed
FEr ETH-#5 Gigabit Ethernet port hangs on LLC/SNAP or jumbo frames.	Exist	Fixed
FEr MISC-#3 The MV6436x is not fully compliant with the PCI HotSwap plug-in electrical specification.	Exist	Fixed

New or Updated Features and Device Changes

This table summarizes the MV6436x new/updated features and changes to the device that are implemented in the B0 stepping.

Features/Changes	MV6436x Rev A2	MV6436x Rev B0
ESD performance	The ESD HBM sensitivity is defined as "Class 1B" per JEDEC Standard no. 22-A114-B, Sec- tion 6.	The target is to bring the ESD HBM sensitivity as defined by JEDEC Standard no. 22-A114-B, Section 6. (Will be tested when the device is available).

http://www.marvell.com



Features/Changes	MV6436x Rev A2	MV6436x Rev B0
Add Crossbar to DDR interface new arbitra- tion mode	The crossbar contains programmable arbitra- tion mechanisms to optimize the performance of accesses to the DDR interface, according to the system requirements. For more informa- tion, see the MV6436x datasheet.	 The default configuration for the crossbar to DDR interface arbitration is the same as the A2 stepping. However, when bit [0] in PUnit MMask Register (offset 0x3E4) is set to '1', one of the crossbar paths to the DDR interface unit is dedicated for CPU to DDR interface transactions. The other crossbar path to the DDR interface is shared by all other interfaces. In this configuration the Pizza arbiter is applicable only to the second path and all the CPU slices will be considered as NULL. The following sequence must be used to set this bit: The code is must run outside of the DDR SDRAM (e.g. from boot device). No interface UNIT can access the DDR interface, e.g. PCI, IDMA, GE etc. In the PUnit MMask Register, set bit 0 to '1'. Read the register value back and make sure that bit 0 was set to '1'.
JTAG rev ID update	The JTAG ID register value is: "0001" & Version Number "0100001101100000" & Part Number "00010101011" & Manufacturer ID "1"; Required by IEEE Std. 1149.1-1990	The JTAG ID register value is: "0010" & Version Number "0100001101100000" & Part Number "00010101011" & Manufacturer ID "1"; Required by IEEE Std. 1149.1-1990
PCI rev ID update	The RevID bits [7:0] in the PCI Class Code and Revision ID register and the PCI Configuration Register is: 0x2	The RevID in the PCI Class Code and Revision ID PCI Configuration Register is: 0x3
Write DQS preamble	Most DDR SDRAM devices require DQS write preamble (t_{WPRE}) of 25%. Only a few of these devices them require t_{WPRE} of 30%. The MV6436x write preamble is 32% for 133 MHz and 27% for 183 MHz.	The MV6436x write preamble is 40% for 133 MHz and 37% for 183 MHz.
DLL power supplies in the PCI interface.	The MV6436x PCI DLL power pins are con- nected internally in the device to the internal core voltage (V _{DD} Core).	The MV6436x PCI DLL power pins are con- nected to the external PAVDD and PAVSS pins. The same recommended filtering circuit on these signals is required for the A1 and B0 revisions.

Preliminary Information

This document provides Preliminary information about the products described. All specifications described herein are based on design goals only. Do not use for final design. Visit the Marvell® web site at www.marvell.com or call 1-866-674-7253 for the latest information on Marvell products.

Disclaimer

No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose, without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document. Marvell makes no commitment either to update or to keep current the information contained in this document. Marvell products in these types of equipment or applications. The user should contact Marvell to obtain the latest specifications before finalizing a product design. Marvell assumes no responsibility, either for use of these products or for any infringements of patents and trademarks, or other rights, or trademarks of Marvell. These products may include one or more optional functions. The user should contact Marvell to batin the latest specifications before finalizing a product design. Marvell assumes no responsibility, either for use of these products may include one or more optional functions. The user has the choice of implementing any particular optional functions. Should the user choices to implementing any particular optional functions. Should the user choices to implement any of these optional functions, it is possible that the use could be subject to third party intellectual property rights. Marvell recommends that the user investigate whether third party intellectual property rights are relevant to the intended use of these products and obtain licenses as appropriate under relevant intellectual property rights. Marvell Asia Pte Ltd. (MAPL), Marvell Japan K.K. (MJKK), Marvell Semiconductor, Israel Ltd. (MAPL), Marvell Japan K

Copyright © 2003. Marvell. All rights reserved. Marvell, and Systemet Ginber. Copyright © 2003. Marvell. All rights reserved. Marvell, the Marvell logo, Moving Forward Faster, Alaska, and GalNet are registered trademarks of Marvell. Discovery, Fastwriter, GalTis, Horizon, Libertas, Link Street, NetCX, PHY Advantage, Prestera, Raising The Technology Bar, UniMAC, Virtual Cable Tester, and Yukon are trademarks of Marvell. All other trademarks are the property of their respective owners.

Marvell 700 First Avenue Sunnyvale, CA 94089 Phone: (408) 222 2500 Sales Fax: (408) 752 9029 Email commsales@marvell.com