MCP Specification

128Mb NOR Flash + 32Mb UtRAM

QINFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.



Document Title

Multi-Chip Package MEMORY

128M Bit(8Mx16) Page Mode, Multi Bank NOR Flash / 32M Bit(2Mx16) Page Mode UtRAM

Revision History

Revision No. History

Draft Date

Remark

0.0 Initial issue.

May 19, 2006

Preliminary

- NOR Flash 128Mb B-die Ver_0.1

- UtRAM 32Mb D-die Ver_1.0

Note: For more detailed features and specifications including FAQ, please refer to Samsung's web site. http://samsungelectronics.com/semiconductors/products/products_index.html

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



Multi-Chip Package MEMORY

128M Bit(8Mx16) Page Mode, Multi Bank NOR Flash / 32M Bit(2Mx16) Page Mode UtRAM

FEATURES

<Common>

Operating Temperature : -25°C ~ 85°C
 Package : 64Ball FBGA _ 8.0mm x 11.6mm
 0.8mm ball pitch

<NOR Flash>

- Single voltage: 2.7V ~ 3.6V for Read While Write operation Voltage range of 2.7V to 3.1V valid for MCP product
- Organization

8M x16 bit (Word mode Only)

- Fast Read Access Time: 55ns
- Page Mode Operation

8 Words Page access allows fast asychronous read Page Read Access Time: 20ns

- Dual Chip Enable inputs
 - Two CE# inputs control selection of each half of the memory space
- Read While Program/Erase Operation
- Multiple Bank architectures (4 banks)
 - CE#1 controlled banks

Bank 1A: 16Mbit (4Kw x 8 and 32Kw x 31)

Bank 1B: 48Mbit (32Kw x 96)

- CE#2 controlled banks

Bank 2A: 48Mbit (32Kw x 96)

Bank 2B: 16Mbit (4Kw x 8 and 32Kw x 31)

- · OTP Block : Extra 256 word
 - 128word for factory and 128word for customer OTP
- Power Consumption (typical value)
- Active Read Current: 45mA (@10MHz)
- Program/Erase Current : 17mA
- Read While Program or Read While Erase Current : 35mA
- Standby Mode/Auto Sleep Mode : 15uA
- Support Single & Quad word accelerate program
- WP/ACC input pin
 - Allows special protection of two outermost boot blocks at VIL, regardless of block protect status
- Removes special protection of two outermost boot block at V_{IH} ,

the two blocks return to normal block protect status

- Reduce program time at VHH: 4us/word
- Accelerated Quadword Program time: 1.2us
- Erase Suspend/Resume
- Program Suspend/Resume
- Unlock Bypass Program
- Hardware RESET Pin
- Command Register Operation
- Block Protection / Unprotection
- Supports Common Flash Memory Interface

<UtRAM>

- Process Technology: CMOS
- Organization: 2M x16 bit
- Power Supply Voltage: 2.7~3.1V
- Three State Outputs
- Compatible with Low Power SRAM
- Support 4 page read mode

GENERAL DESCRIPTION

The K5L2931CAM is a Multi Chip Package Memory which combines 128Mbit NOR Flash Memory and 32Mbit Page UtRAM.

The NOR Flash featuring single 3.0V power supply, is an 128Mbit NOR-type Flash Memory organized as 8M x16. The memory architecture of the device is designed to divide its memory arrays into 270 blocks with independent hardware protection. This block architecture provides highly flexible erase and program capability. The NOR Flash consists of four banks. This device is capable of reading data from one bank while programming or erasing in the other banks. The device offers fast page access time of 20~30ns with random access time of 55~70ns. The device's fast access times allow high speed microprocessors to operate without wait states. The device performs a program operation in unit of 16 bits (Word) and erases in units of a block. Single or multiple blocks can be erased. The block erase operation is completed within typically 0.7 sec. The device requires 15mA as program/erase current in the commercial and industrial temperature ranges.


The 32Mb UtRAM is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device support 4 page mode operation, Industrial temperature range and 48 ball Chip Scale Package for user flexibility of system design. The device also supports Internal Temperature Compensated Self Refresh for low standby current.

The K5L2931CAM is suitable for the memory of mobile communication system to reduce not only mount area but also power consumption. This device is available in 64-ball FBGA package.


SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PIN CONFIGURATION



64 FBGA: Top View (Ball Down)






PIN DESCRIPTION


Ball Name	Description	Ball Name	Description
A0 to A20	Address Inputs(Common)	WE	Write Enable(Common)
A21	Address Inputs(NOR)	UB u	Upper Byte(UtRAM)
DQ0 to DQ15	Data Input/output(Common)	LBu	Lower Byte(UtRAM)
CEr1,CEr2	Chip Enable (NOR)	Vccr	Power Supply(NOR)
CS1u,CS2u	Chip Select (UtRAM)	Vccu	Power Supply(UtRAM)
ŌĒ	Output Enable (Common)	Vss	Ground(Common)
RESET	Hardware Reset (NOR)	NC	No Connection
WP/ACC	Hardware Write Protection/ Program Acceleration(NOR)	DNU	Do Not Use
RY/BY	Ready/Busy Output(NOR)		

ORDERING INFORMATION





FUNCTIONAL BLOCK DIAGRAM





128M Bit(8Mx16) B-die Page Mode, Multi Bank NOR Flash



Table 1. PRODUCT LINE-UP

Speed Item		Speed Option					
орееч кет	4A	4B	4C	4D			
Vcc		2.7V~3.6V					
VIO (1)		1.65~1.95V , 2.7~3.6V					
Max. Address Access Time (ns)	55ns	60ns	65ns	70ns			
Max. CE Access Time (ns)	55ns	60ns	65ns	70ns			
Max. OE Access Time (ns)	20ns	25ns	25ns	30ns			
Max. Page Access Time (ns)	20ns	25ns	25ns	30ns			

Table 2. DEVICE BANK DIVISIONS

Ва	nk 1A, Bank 2B	Bank 1B, Bank 2A		
Mbit	Block Sizes	Mbit	Block Sizes	
16 Mbit	4 Kw x 8 and 32 Kw x 31	48 Mbit	32 Kw x 96	

Table 3. OTP BLOCK

	Block Address A21~A8	Area	Block Size	Address Range
OTP	0000h	Factory-Locked Area	128 words	000000h-00007Fh
	000011	Customer-Locked Area	128 words	000080h-0000FFh

Table 4. DEVICE BANK DIVISIONS

Bank	CE#1	CE#2	Number of Blocks	Block Size
1A	0	1	8	4 Kwords
IA IA	O	'	31	32 Kwords
1B	0	1	96	32 Kwords
2A	1	0	96	32 Kwords
2B	4	0	31	32 Kwords
25	'	U	8	4 Kwords



Notes:
1. Only 4C or 4D speed options can be provided in case of using 1.65~1.95V VIO.

PRODUCT INTRODUCTION

The device is an 128Mbit NOR-type Flash memory. The device features single voltage power supply operating within the range of 2.7V to 3.6V. The device is programmed by using the Channel Hot Electron (CHE) injection mechanism which is used to program EPROMs. The device is erased electrically by using Fowler-Nordheim tunneling mechanism. To provide highly flexible erase and program capability, the device adapts a block memory architecture that divides its memory array into 270 blocks (4 Kw x 16, 32 Kw x 254). Programming is done in units of 16 bits (Word). All bits of data in one or multiple blocks can be erased simultaneously when the device executes the erase operation. To prevent the device from accidental erasing or over-writing the programmed data, 270 memory blocks can be hardware protected. The device offers fast page access time of 20~30ns with random access time of 55~70ns supporting high speed microprocessors to operate without any wait states.

The command set of device is fully compatible with standard Flash devices. The device is controlled by chip enable ($\overline{CE1}$, $\overline{CE2}$), output enable (\overline{OE}) and write enable (\overline{WE}). Device operations are executed by selective command codes. The command codes to be combined with addresses and data are sequentially written to the command registers using microprocessor write timing. The command codes serve as inputs to an internal state machine which controls the program/erase circuitry. Register contents also internally latch addresses and data necessary to execute the program and erase operations. The device is implemented with Internal Program/Erase Algorithms to execute the program/erase operations. The Internal Program/Erase Algorithms are invoked by program/erase command sequences. The Internal Program Algorithm automatically programs and verifies data at specified addresses. The Internal Erase Algorithm automatically pre-programs the memory cell which is not programmed and then executes the erase operation. The device has means to indicate the status of completion of program/erase operations. The status can be indicated via the RY/BY pin, Data polling of DQ7, or the Toggle bit (DQ6). Once the operations have been completed, the device automatically resets itself to the read mode.

Table 5. Operations Table

Operation	CE1	CE2	OE	WE	WP/ ACC	А9	A6	A 1	A0	DQ8/ DQ15	DQ0/ DQ7	RESET
Deed	L	Н			1.71	40	4.0	۸.4	4.0	D	D	
Read	Н	L	L	Н	L/H	A9	A6	A1	A0	D оит	D оит	Н
Stand-by	Vcc ± 0.2V	Vcc ± 0.2V	Х	Х	(2)	Х	Х	Х	Х	High-Z	High-Z	(2)
Output Disable	L	Н	Н	Н	L/H	Х	Х	Х	Х	High-Z	High-Z	Н
Output Disable	Н	L	Н	Н	L/H	Х	Х	Х	Х	High-Z	High-Z	Н
Reset	Х	Х	Х	Х	L/H	Х	Χ	Χ	Х	High-Z	High-Z	L
Write	L	Н	Н		(2)	A9	A6	A1	A0	Din	Din	Н
vvrite	Н	L	П	L	(3)	A9	Ab	ΑT	AU	DIN	DIN	П
Temporary Block Unprotect	Х	Х	Х	Х	(3)	Х	Χ	Χ	Х	Х	Х	VID

Notes:

- 1. L = V_{IL} (Low), H = V_{IH} (High), V_{ID} = 8.5V to 9.5V, D_{IN} = Data in, D_{OUT} = Data out, X = Don't care.
- 2. $\overline{\text{WP/ACC}}$ and $\overline{\text{RESET}}$ pin are asserted at $\text{Vcc}\pm0.2\ \text{V}$ or $\text{Vss}\pm0.2\ \underline{\text{V}}$ in the Stand-by mode.
- 3. If WP/ACC=VIL, the two outermost boot blocks is protected. If WP/ACC=VIH, the two outermost boot block protection depends on whether those blocks were last protected or unprotected using the method described in "Block Protection and Unprotection". If WP/ACC=VHH, all blocks will be temporarily unprotected.



PreliminaryMCP MEMORY

K5L2931CAM-D770

COMMAND DEFINITIONS

The device operates by selecting and executing its operational modes. Each operational mode has its own command set. In order to select a certain mode, a proper command with specific address and data sequences must be written into the command register. Writing incorrect information which include address and data or writing an improper command will reset the device to the read mode. The defined valid register command sequences are stated in Table 6. Note that Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Block Erase Operation is in progress. Program Suspend (B0H) and Program Resume (30H) commands are valid during Program Operation and Erase Suspend - Program Operation. Only Read Operation is available after Program Suspend Operation.



Table 6. Command Sequences

Command Sequence		Cycle	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	5th Cycle	6th Cycle
Pond	Addr	4	RA					
Read	Data	1	RD					
Danet	Addr	4	XXXH					
Reset	Data	1	F0H					
Autoselect	Addr	4	555H	2AAH	DA/555H	DA/X00H		
Manufacturer ID (1,2)	Data	4	AAH	55H	90H	ECH		
Autoselect Device Code	Addr	4	555H	2AAH	DA/555H	DA/X01H	DA/X0EH	DA/X0FH
(1,2,3)	Data	4	AAH	55H	90H	257EH	2508H	2501H
Autoselect	Addr	4	555H	2AAH	DA/555H	BA / X02H		
Block Protect Verify (1,2)	Data	4	AAH	55H	90H	XX00/XX01		
Autoselect OTP Factory	Addr	4	555H	2AAH	DA/555H	X03H		
Protect	Data	4	AAH	55H	90H	(See Note 10)		
6	Addr		555H	2AAH	555H	PA		
Program	Data	4	AAH	55H	A0H	PD		
	Addr	_	555H	2AAH	555H			
Unlock Bypass	Data	3	AAH	55H	20H			
Unlock Bypass	Addr		XXXH	PA				
Program	Data	2	A0H	PD				
Unlock Bypass	Addr		XXXH	BA				
Block Erase	Data	- 2	80H	30H				
	Addr		XXXH	XXXH				
Unlock Bypass Chip Erase	Data	2	80H	10H				
	Addr		XXXH	XXXH				
Unlock Bypass Reset	Data	2	90H	00H				
	Addr		XXH	0011				
Unlock Bypass CFI	Data	1	98H					
	Addr		555H	2AAH	555H	555H	2AAH	555H
Chip Erase	Data	6	AAH	55H	80H	AAH	55H	10H
	Addr		555H	2AAH	555H	555H	2AAH	BA
Block Erase	Data	6	AAH	55H	80H	AAH	55H	30H
DI 15 C :	Addr		DA	5511	5011	/ 1/11	5511	3011
Block Erase Suspend (4, 5)	Data	1	B0H					
• •	Addr		DA					
Block Erase Resume		1						
	Data		30H					
Program Suspend (6,7)	Addr	1	DA					
	Data		B0H					
Program Resume	Addr	1	DA					
	Data		30H					
CFI Query (8)	Addr	1	55H					1
	Data		98H					



Table 6. Command Sequences (Continued)

Command Definitions		Cycle	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	5th Cycle	6th Cycle
Applemental Drawns	Addr	2	XXH	PA				
Accelerated Program	Data	2	A0H	PD				
Quadruple word Accelerated Program(9)	Addr	- 5	XXXH	PA1	PA2	PA3	PA4	
Quadruple word Accelerated Program(9)	Data	3	A5H	PD1	PD2	PD3	PD4	
Enter OTP Block Region	Addr	3	555H	2AAH	555H			
Litter OTF Block Region	Data		AAH	55H	88H			
Exit OTP Block Region	Addr	4	555H	2AAH	555H	XXX		
EXILOTE BIOCK REGION	Data		AAH	55H	90H	00H		
OTP Protection bit Program (11,12)	Addr	6	555H	2AAH	555H	OW	OW	OW
OTF Flotection bit Flogram (11,12)	Data		AAH	55H	60H	68H	48H	RD(0)
OTP Protection bit Status	Addr	- 5	555H	2AAH	555H	OW	OW	
OTT Frotection bit Status	Data	3	AAH	55H	60H	48H	RD(0)	

Notes: • RA: Read Address, PA: Program Address, RD: Read Data, PD: Program Data

- DA: Bank Address (A20 A21), BA: Block Address (A12 A21), ABP: Address of the block to be protected or unprotected, X = Don't care.
- OW = Address (A7:A0) is (00011010), RD(0) = Read Data DQ0 for protection indicator bit ,RD(1) = Read Data DQ1 for PPB Lock status.
- DQ8 DQ15 are don't care in command sequence, except for RD and PD.
- A11 A21 are also don't care, except for the case of special notice.
- 1. To terminate the Autoselect Mode, it is necessary to write Reset command to the register.
- 2. The 4th cycle data of Autoselect mode is output data.
- The 3rd and 4th cycle bank addresses of Autoselect mode must be same.
- 3. Device ID must be read across cycles 4, 5 and 6. (xOEh = 2508h, x0Fh = 2501h)
- 4. The Read / Program operations at non-erasing blocks and the autoselect mode are allowed in the Erase Suspend mode.
- 5. The Erase Suspend command is applicable only to the Block Erase operation.6. The Read Operation is allowed in the Program Suspend mode.7. The Program Suspend command is applicable to Program and Erase Suspend Program operation.
- 8. Command is valid when the device is in read mode or Autoselect mode.
- 9. Quadruple word accelerated program is invoked only at Vpp=Vid, Vpp setup is required prior to this command sequence. PA1,PA2,PA3,PA4 have the same A21~A2 address
- 10. The data is DQ6=1 for customer locked and DQ7=1 for factory locked.
- 11. Reset command returns device to reading array.

 12. Cycle 4 programs the addressed locking bit. Cycle 5 and 6 validate bit has been fully programmed when DQ0=1. If DQ0=0 in cycle 6, program command must be issued and verified again.

Table 7. Autoselect Codes

Description		Address	Read Data	
Manufactu	urer ID	(DA) + 00H	ECH	
	Read Cycle 1	(DA) + 01H	7EH	
Device ID	Read Cycle 2	(DA) + 0EH	08Н	
	Read Cycle 3	(DA) + 0FH	01H	
Block Pro	Protection Verification (BA) + 02H		01H(Proected), 00H (Unproteced)	
OTP Indicator Bit (DQ7. DQ6)		(DA) + 03H	DQ7=1(Factory locked), DQ6=1(Customer locked)	
Master locking bit Indicator Bit		(BA) + 07H	01H(Proected), 00H (Unproteced)	

Notes: 1. L=Logic Low=ViL, H=Logic High=ViH, DA= Bank Address, BA=Block Address, X=Don't care.



DEVICE OPERATION

Read Mode

The device is controlled by Chip Enable (\overline{CE}) , Output Enable (\overline{OE}) and Write Enable (\overline{WE}) . When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the specified address location,will be the output of the device. The outputs are in high impedance state whenever \overline{CE} or \overline{OE} is high. When $\overline{CE}1$ and $\overline{CE}2$ are deasserted(=Vih), the reassertion of $\overline{CE}1$ or $\overline{CE}2$ for subsequent access time of tAA or tCE. The device is available for Page mode. Page mode provides fast access time for high performance system.

Standby Mode

The device features Stand-by Mode to reduce power consumption. This mode puts the device on hold when the device is deselected by making \overline{CE} high ($\overline{CE}1 = V_{IH}$ and $\overline{CE}2 = V_{IH}$). Refer to the DC characteristics for more details on stand-by modes.

Output Disable

The device outputs are disabled when \overline{OE} is High ($\overline{OE} = V_{H}$). The output pins are in high impedance state.

Automatic Sleep Mode

The device features Automatic Sleep Mode to minimize the device power consumption. When addresses remain steady for taa+30ns, the device automatically activates the Automatic Sleep Mode. In the sleep mode, output data is latched and always available to the system. When addresses are changed, the device provides new data without wait time.





Figure 1. Auto Sleep Mode Operation

Autoselect Mode

The device offers the Autoselect Mode to identify manufacturer, device type and block protection verification by reading a binary code. The Autoselect Mode allows programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. In addition, this mode allows the verification of the status of write protected blocks. The manufacturer, device code and block protection verification can be read via the command register. The Command Sequence is shown in Table 6 and Figure 2. The autoselect operation of block protection verification is initiated by first writing two unlock cycle. The third cycle must contain the bank address and autoselect command (90H). To terminate the autoselect operation, write Reset command (F0H) into the command register.





Note: The 3rd Cycle and 4th Cycle address must include the same bank address. Please refer to Table 6 for device code.

Figure 2. Autoselect Operation (by Command Sequence Method)

Write (Program/Erase) Mode

The device executes its program/erase operations by writing commands into the command register. In order to write the commands to the register, the system must drive $\overline{\text{WE}}$ and $\overline{\text{CE}}1$ or $\overline{\text{CE}}2$ to VIL and $\overline{\text{OE}}$ to VIH.

Addresses are latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (whichever occurs last) and the data are latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (whichever occurs first). The device uses standard microprocessor write timing. $\overline{\text{CE}}$: $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$)

Program

The device can be programmed in units of a word. Programming is writing 0's into the memory array by executing the Internal Program Routine. In order to perform the Internal Program Routine, a four-cycle command sequence is necessary. The first two cycles are unlock cycles. The third cycle is assigned for the program setup command. In the last cycle, the address of the memory location and the data to be programmed at that location are written. The device automatically generates adequate program pulses and verifies the programmed cell margin by the Internal Program Routine. During the execution of the Routine, the system is not required to provide further controls or timings.

During the Internal Program Routine, commands written to the device will be ignored. Note that a hardware reset during a program operation will cause data corruption at the corresponding location.




Figure 3. Program Command Sequence



In accross block boundaries and any sequence programming is allowed. A bit cannot be programmed from '0' back to '1'. If attempting to do, it may cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still '0'. Only erase operations can convert a '0' to a '1'.

Unlock Bypass

The device provides the unlock bypass mode to save its operation time. This mode is possible for program, block erase and chip erase operation. There are two methods to enter the unlock bypass mode. The mode is invoked by the unlock bypass command sequence. Unlike the standard program/erase command sequence that contains four to six bus cycles, the unlock bypass program/erase command sequence comprises only two bus cycles. The unlock bypass mode is engaged by issuing the unlock bypass command sequence which is comprised of three bus cycles. Writing first two unlock cycles is followed by a third cycle containing the unlock bypass command (20H). Once the device is in the unlock bypass mode, the unlock bypass program/erase command sequence is necessary. The unlock bypass program command sequence is comprised of only two bus cycles; writing the unlock bypass program command (A0H) is followed by the program address and data. This command sequence is the only valid one for programming the device in the unlock bypass mode. Also, The unlock bypass erase command sequence is comprised of two bus cycles; writing the unlock bypass block erase command(80H-30H) or writing the unlock bypass chip erase command(80H-10H). This command sequences are the only valid ones for erasing the device in the unlock bypass mode. The unlock bypass reset command sequence is the only valid command sequence to exit the unlock bypass mode. The unlock bypass reset command sequence consists of two bus cycles. The first cycle must contain the data (90H). The second cycle contains only the data (00H). Then, the device returns to the read mode.

Chip Erase

To erase a chip is to write 1's into the entire memory array by executing the Internal Erase Routine. The Chip Erase requires six bus cycles to write the command sequence. The erase set-up command is written after first two "unlock" cycles. Then, there are two more write cycles prior to writing the chip erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory for an all zero data pattern prior to erasing. The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ or $\overline{\text{CE}}$ pulse in the command sequence and terminates when DQ7 is "1". After that the device returns to the read mode.

Any commands written during the chip erase operation are ignored. However, note that a hareware reset immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.




Figure 4. Chip Erase Command Sequence

Block Erase

To erase a block is to write 1's into the desired memory block by executing the Internal Erase Routine. The Block Erase requires six bus cycles to write the command sequence shown in Table 6. After the first two "unlock" cycles, the erase setup command (80H) is written at the third cycle. Then there are two more "unlock" cycles followed by the Block Erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory prior to erasing it. The block address is latched on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, while the Block Erase command is latched on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$.

Multiple blocks can be erased sequentially by writing the six bus-cycle operation in Figure 5. Upon completion of the last cycle for the Block Erase, additional block address and the Block Erase command (30H) can be written to perform the Multi-Block Erase. An 50us (typical) "time window" is required between the Block Erase command writes. The Block Erase command must be written within the 50us "time window", otherwise the Block Erase command will be ignored. The 50us "time window" is reset when the falling edge of the WE occurs within the 50us of "time window" to latch the Block Erase command. During the 50us of "time window", any command other than the Block Erase or the Erase Suspend command written to the device will reset the device to read mode.

If any command other than 30h,B0h,F0h is input during the time window, the normal operation cannot be guaranteed. After the 50 us of "time window", the Block Erase command will initiate the Internal Erase Routine to erase the selected blocks. Any Block Erase address and command following the exceeded "time window" may or may not be accepted. No other commands will be recognized except the Erase Suspend command.






Figure 5. Block Erase Command Sequence

Erase Suspend / Resume

The Erase Suspend command interrupts the Block Erase to read or program data in a block that is not being erased. The Erase Suspend command is only valid during the Block Erase operation including the time window of 50us. The Erase Suspend command is not valid while the Chip Erase or the Internal Program Routine sequence is running.

When the Erase Suspend command is written during a Block Erase operation, the device requires a maximum of 20us to suspend the erase operation. But, when the Erase Suspend command is written during the block erase time window (50us), the device immediately terminates the block erase time window and suspends the erase operation.

After the erase operation has been suspended, the device is availble for reading or programming data in a block that is not being erased. The system may also write the autoselect command sequence when the device is in the Erase Suspend mode.

When the Erase Resume command is executed, the Block Erase operation will resume. When the Erase Suspend or Erase Resume command is executed, the addresses are in Don't Care state.




Figure 6. Erase Suspend/Resume Command Sequence

Program Suspend / Resume

The Program Suspend command interrupts the Program operation. Also the Program Suspend command interrupts the Program operation during Erase Suspend Mode. The Read operation is available only during Program Suspend. When the Program Suspend command is written during a Program operation, the device requires a maximum of 10us to suspend the Program operation. The system may also write the autoselect command sequence when the device is in the Program Suspend mode. When the Program Resume command is executed, the Program operation will resume. When the Program Suspend or Program Resume command is executed, the addresses are in Don't Care state.



Read While Write

The device provides multi-bank memory architecture that divides the memory array into four banks. The device is capable of reading data from one bank and writing data to the other bank simultaneously. This is so called the Read While Write operation with multi-bank architecture; this feature provides the capability of executing the read operation during Program/Erase or Erase-Suspend-Program operation. The Read While Write operation is prohibited during the chip erase operation. It is also allowed during erase operation when either single block or multiple blocks from same bank are loaded to be erased. It means that the Read While Write operation is prohibited when blocks from one Bank and another blocks from the other Bank are loaded all together for the multi-block erase operation.

Write Protect (WP)

The WP/ACC pin has two useful functions. The one is that certain boot block is protected by the hardware method not to use VID. The other is that program operation is accelerated to reduce the program time (Refer to Accelerated program Operation Paragraph). When the WP/ACC pin is asserted at VIL, the device can not perform program and erase operation in the two "outermost" 4Kword boot blocks on both ends of the flash array independently of whether those blocks were protected or unprotected using the method described in "Block protection/Unprotection". (BA1-0 and BA1-1, BA2-133 and BA2-134)

The write protected blocks can only be read. This is useful method to preserve an important program data.

When the WP/ACC pin is asserted at VIH, the device reverts to whether the two outermost 4Kword boot blocks were last set to be protected or unprotected. That is, block protection or unprotection for these two blocks depends on whether they were last protected or unprotected using the method described in "Block protection/unprotection".

Recommend that the WP/ACC pin must not be in the state of floating or unconnected, otherwise the device may be led to malfunction.

Software Reset

The reset command provides that the bank is reseted to read mode or erase-suspend-read mode. The addresses are in Don't Care state. The reset command is vaild between the sequence cycles in an erase command sequence before erasing begins, or in a program command sequence before programming begins. This resets the bank in which was operating to read mode. If the device is be erasing or programming, the reset command is invalid until the operation is completed. Also, the reset command is valid between the sequence cycles in an autoselect command sequence. In the autoselect mode, the reset command returns the bank to read mode. If a bank entered the autoselect mode in the Erase Suspend mode, the reset command returns the bank to erase-suspend-read mode. If DQ5 is high on erase or program operation, the reset command return the bank to read mode or erase-suspend-read mode if the bank was in the Erase Suspend state.

Hardware Reset

The device offers a reset feature by driving the $\overline{\text{RESET}}$ pin to V_{IL} . The $\overline{\text{RESET}}$ pin must be kept low (V_{IL}) for at least 500ns. When the $\overline{\text{RESET}}$ pin is driven low, any operation in progress will be terminated and the internal state machine will be reset to the standby mode after 20us. If a hardware reset occurs during a program operation, the data at that particular location will be lost. Once the $\overline{\text{RESET}}$ pin is taken high, the device requires 200ns of wake-up time until outputs are valid for read access. Also, note that all the data output pins are tri-stated for the duration of the $\overline{\text{RESET}}$ pulse.

The RESET pin may be tied to the system reset pin. If a system reset occurs during the Internal Program and Erase Routine, the device will be automatically reset to the read mode; this will enable the systems microprocessor to read the boot-up firmware from the Flash memory.



Power-up Protection

To avoid initiation of a write cycle during Vcc Power-up, RESET low must be asserted during power-up. After RESET goes high, the device is reset to the read mode.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than 2.3V. If Vcc < Vlko (Lock-Out Voltage), the command register and all internal program/erase circuits are disabled. Under this condition the device will reset itself to the read mode. Subsequent writes will be ignored until the Vcc level is greater than Vlko. It is the user's responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above 2.3V.

Write Pulse Glitch Protection

Noise pulses of less than 5ns(typical) on $\overline{CE}1,\overline{CE}2,\overline{OE},$ or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited under any one of the following conditions: $\overline{OE} = V_{IL}$, $\overline{CE}1 = \overline{CE}2 = V_{IH}$ or $\overline{WE} = V_{IH}$. To initiate a write, $\overline{CE}1 = \overline{CE}2$ and \overline{WE} must be "0", while \overline{OE} is "1".

Commom Flash Memory Interface

Common Flash Momory Interface is contrived to increase the compatibility of host system software. It provides the specific information of the device, such as memory size, word configuration, and electrical features. Once this information has been obtained, the system software will know which command sets to use to enable flash writes, block erases, and control the flash component. When the system writes the CFI command(98H) to address 55H in word mode, the device enters the CFI mode. And then if the system writes the address shown in Table 10, the system can read the CFI data. Query data are always presented on the lowest-order data outputs(DQ0-7) only. In word(x16) mode, the upper data outputs(DQ8-15) is 00h. To terminate this operation, the system must write the reset command.

OTP Block Region

The OTP Block feature provides a 256-word Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The OTP Block is customer lockable and shipped with itself unlocked, allowing customers to untilize the that block in any manner they choose. Indicator bits DQ6 and DQ7 are used to indicate the factory-locked and customer locked status of the part. The data is DQ6 = "1" for customer locked and DQ7 = "1" for factory locked.

The system accesses the OTP Block through a command sequence (see "Enter OTP Block / Exit OTP Block Command sequence" at Table 6). After the system has written the "Enter OTP Block" Command sequence, it may read the OTP Block by using the addresses (000000h~0000FFh) normally and may check the Protection Verify Bit (DQ7,DQ6) by using the "Autoselect Block Protection Verify" Command sequence with OTP Block address. This mode of operation continues until the system issues the "Exit OTP Block" Command suquence, a hardware reset or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to main blocks. Note that the Accelerated function and unlock bypass modes are not available when the OTP Block is enabled.

Customer Lockable

In a Customer lockable device, The OTP Block is one-time programmable and can be locked only once. Note that the Accelerated programming and Unlock bypass functions are not available when programming the OTP Block. Locking operation to the OTP Block is started by writing the "Enter OTP Block" Command sequence, and it can be permanently locked to "1" by issuing the OTP Protection bit program Command sequence. Once the OTP block is locked and verified, the system must write the Exit OTP block command to return to reading and writing the remainder of the array.

OTP Protection Bits

OTP protection bits prevent programming of the OTP block memory area. Once set, the OTP area are non-modifiable.

- The OTP Block Lock operation must be used with caution since, once locked, there is no procedure available for unlocking and none of the bits in the OTP Block space can be modified in any way.
- Suspend and resume operation are not supported during OTP protect, nor is OTP protect supported during any suspend operation.



High Voltage Block Protection

Block protection and unprotection may also be implemented using programming equipment. The procedure requires high voltage (Vid) to be placed on the RESET# pin. Refer to Figure 7 for details on this procedure. Note that for block unprotect, all unprotected blocks must first be protected prior to the first sector write cycle.

Accelerated Program Operation

Accelerated program operation reduces the program time through the ACC function. This is one of two functions provided by the $\overline{\text{WP}}/\text{ACC}$ pin. When the $\overline{\text{WP}}/\text{ACC}$ pin is asserted as VHH, the device automatically enters the Unlock Bypass mode, temporarily unprotecting any protected blocks, and reduces the program operation time. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing VHH from the $\overline{\text{WP}}/\text{ACC}$ pin returns the device to normal operation.

Recommend that the WP/ACC pin must not be asserted at Vhh except on accelerated program operation, or the device may be damaged. In addition, the WP/ACC pin must not be in the state of floating or unconnected, otherwise the device may be led to malfunction.

Single word accelerated program operation

The system would use two-cycle program sequence (One-cycle (XXX - A0H) is for single word program command, and Next one-cycle (PA - PD) is for program address and data).


Quadruple word accelerated program operation

As well as Single word accelerated program, the system would use five-cycle program sequence (One-cycle (XXX - A5H) is for quadruple word program command, and four cycles are for program address and data).

- · Only four words programming is possible
- Each program address must have the same A21~A2 address
- The device automatically generates adequate program pulses and ignores other command after program command
- Program/Erase cycling must be limited below 100cycles for optimum performance.
- Read while Write mode is not guaranteed

Requirements: Ambient temperature: Ta=30°C±10°C





Note: All blocks must be protected before unprotect operation is executing.

Figure 7. Block Group Protection & Unprotection Algorithms



Table 8. Block Protection Schemes

DYB	PPB	PPB Lock	Block State
0	0	0	Unprotected-PPB and DYB are changeable
0	0	1	Unprotected-PPB not changeable and DYB are changeable
0	1	0	
1	0	0	Protected-PPB and DYB are changeable
1	1	0	
0	1	1	Protected-PPB not changeable, DYB is changeable
1	0	1	
1	1	1	

Block Protection

The device features several levels of block protection, which can disable both the program and erase operations in certain blocks or block groups:

Persistent Block Protection

A command block protection method that replaces the old 12 V controlled protection method.

Password Block Protection

A highly sophisticated protection method that requires a password before changes to certain blocks or block groups are permitted

Selecting a Block Protection Mode

All parts default to operate in the Persistent Block Protection mode. The customer must then choose if the Persistent or Password Protection method is most desirable. There are two one-time programmable non-volatile bits that define which block protection-method will be used. If the Persistent Block Protection method is desired, programming the Persistent Block Protection Mode Locking Bit permanently sets the device to the Persistent Block Protection mode. If the Password Block Protection method is desired, programming the Password Mode Locking Bit permanently sets the device to the Password Block Protection mode. It is not possible to switch between the two protection modes once a locking bit has been set. One of the two modes must be selected when the device is first programmed. This prevents a program or virus from later setting the Password Mode Locking Bit, which would cause an unexpected shift from the default Persistent Block Protection Mode into the Password Protection Mode. The device is shipped with all blocks unprotected. Optional Samsung programming services enable programming and protecting blocks at the factory prior to shipping the device. Contact your local sales office for details. It is possible to determine whether a block is protected or unprotected. See Autoselect Mode for details.

Persistent Block Protection

The Persistent Block Protection method replaces the 12 V controlled protection method in previous flash devices. This new method provides three different block protection states:

Persistently Locked - The block is protected and cannot be changed.

Dynamically Locked - The block is protected and can be changed by a simple command.

Unlocked - The block is unprotected and can be changed by a simple command.

To achieve these states, three types of "bits" are used:

Persistent Protection Bit

Persistent Protection Bit Lock

Persistent Block Protection Mode Locking Bit

Persistent Protection Bit (PPB)

A single Persistent (non-volatile) Protection Bit is assigned to a maximum four blocks (see the block address tables for specific block protection groupings). All 4 Kword boot-block sectors have individual block Persistent Protection Bits(PPBs) for greater flexibility. Each PPB is individually modifiable through the PPB Write Command.



PreliminaryMCP MEMORY

The device erases all PPBs in parallel. If any PPB requires erasure, the device must be instructed to preprogram all of the block PPBs prior to PPB erasure. Otherwise, a previously erased block PPBs can potentially be over-erased. The flash device does not have a built-in means of preventing block PPBs over-erasure.

Persistent Protection Bit Lock (PPB Lock)

The Persistent Protection Bit Lock (PPB Lock) is a global volatile bit. When set to "1", the PPBs cannot be changed. When cleared "0", the PPBs are changeable. There is only one PPB Lock bit per device. The PPB Lock is cleared after power-up or hardware reset. There is no command sequence to unlock the PPB Lock.

Dynamic Protection Bit (DYB)

A volatile protection bit is assigned for each block. After power-up or hardware reset, the contents of all DYBs is "0". Each DYB is individually modifiable through the DYB Write Command.

When the parts are first shipped, the PPBs are cleared, the DYBs are cleared, and PPB Lock is defaulted to power up in the cleared state - meaning the PPBs are changeable. When the device is first powered on the DYBs power up cleared (blocks not protected). The Protection State for each sector is determined by the logical OR of the PPB and the DYB related to that block. For the blocks that have the PPBs cleared, the DYBs control whether or not the block is protected or unprotected.

By issuing the DYB Write command sequences, the DYBs will be set or cleared, thus placing each block in the protected or unprotected state. These are the so-called Dynamic Locked or Unlocked states. They are called dynamic states because it is very easy to switch back and forth between the protected and unprotected conditions. This allows software to easily protect blocks against inadvertent changes yet does not prevent the easy removal of protection when changes are needed. The DYBs maybe set or cleared as often as needed.

The PPBs allow for a more static, and difficult to change, level of protection. The PPBs retain their state across power cycles because they are non-volatile. Individual PPBs are set with a command but must all be cleared as a group through a complex sequence of program and erasing commands. The PPBs are also limited to 100 erase cycles.

The PPB Lock bit adds an additional level of protection. Once all PPBs are programmed to the desired settings, the PPB Lock may be set to "1". Setting the PPB Lock disables all program and erase commands to the non-volatile PPBs. In effect, the PPB Lock Bit locks the PPBs into their current state. The only way to clear the PPB Lock is to go through a power cycle. System boot code can determine if any changes to the PPB are needed; for example, to allow new system code to be downloaded. If no changes are needed then the boot code can set the PPB Lock to disable any further changes to the PPBs during system operation.

The WP#/ACC write protect pin adds a final level of hardware protection to blocks BA1-0 and BA1-1, BA2-133 and BA2-134. When this pin is low it is not possible to change the contents of these blocks. These blocks generally hold system boot code. The WP#/ACC pin can prevent any changes to the boot code that could override the choices made while setting up block protection during system initialization.

For customers who are concerned about malicious viruses there is another level of security - the persistently locked state. To persistently protect a given block or block group, the PPBs associated with that block need to be set to "1". Once all PPBs are programmed to the desired settings, the PPB Lock should be set to "1". Setting the PPB Lock automatically disables all program and erase commands to the Non-Volatile PPBs. In effect, the PPB Lock "freezes" the PPBs into their current state. The only way to clear the PPB Lock is to go through a power cycle.

It is possible to have blocks that have been persistently locked, and blocks that are left in the dynamic state. The blocks in the dynamic state are all unprotected. If there is a need to protect some of them, a simple DYB Write command sequence is all that is necessary. The DYB write command for the dynamic blocks switch the DYBs to signify protected and unprotected, respectively. If there is a need to change the status of the persistently locked blocks, a few more steps are required. First, the PPB Lock bit must be disabled by either putting the device through a power-cycle, or hardware reset. The PPBs can then be changed to reflect the desired settings. Setting the PPB lock bit once again will lock the PPBs, and the device operates normally again.

The best protection is achieved by executing the PPB lock bit set command early in the boot code, and protect the boot code by holding WP#/ACC = VIL.

Table 8 contains all possible combinations of the DYB, PPB, and PPB lock relating to the status of the block.

In summary, if the PPB is set, and the PPB lock is set, the block is protected and the protection can not be removed until the next power cycle clears the PPB lock. If the PPB is cleared, the block can be dynamically locked or unlocked. The DYB then controls whether or not the block is protected or unprotected.



PreliminaryMCP MEMORY

If the user attempts to program or erase a protected block, the device ignores the command and returns to read mode. A program command to a protected block enables status polling for approximately 1us before the device returns to read mode without having modified the contents of the protected block. An erase command to a protected block enables status polling for approximately 50us after which the device returns to read mode without having erased the protected block.

The programming of the DYB, PPB, and PPB lock for a given block can be verified by writing a DYB/PPB/PPB lock verify command to the device.

Persistent Block Protection Mode Locking Bit

Like the password mode locking bit, a Persistent Block Protection mode locking bit exists to guarantee that the device remain in software block protection. Once set, the Persistent Block Protection locking bit prevents programming of the password protection mode locking bit. This guarantees that a hacker could not place the device in password protection mode.

Password Protection Mode

The Password Block Protection Mode method allows an even higher level of security than the Persistent Block Protection Mode. There are two main differences between the Persistent Block Protection and the Password Block Protection Mode:

When the device is first powered on, or comes out of a reset cycle, the PPB Lock bit set to the locked state, rather than cleared to the unlocked state.

The only means to clear the PPB Lock bit is by writing a unique 64-bit Password to the device.

The Password Block Protection method is otherwise identical to the Persistent Block Protection method.

A 64-bit password is the only additional tool utilized in this method.

Once the Password Mode Locking Bit is set, the password is permanently set with no means to read, program, or erase it. The password is used to clear the PPB Lock bit. The Password Unlock command must be written to the flash, along with a password. The flash device internally compares the given password with the pre-programmed password. If they match, the PPB Lock bit is cleared, and the PPBs can be altered. If they do not match, the flash device does nothing. There is a built-in 2us delay for each "password check." This delay is intended to thwart any efforts to run a program that tries all possible combinations in order to crack the password.

Password and Password Mode Locking Bit

In order to select the Password block protection scheme, the customer must first program the password. The password may be correlated to the unique Electronic Serial Number (ESN) of the particular flash device. Each ESN is different for every flash device; therefore each password should be different for every flash device. While programming in the password region, the customer may perform Password Verify operations.

Once the desired password is programmed in, the customer must then set the Password Mode Locking Bit. This operation achieves two objectives:

Permanently sets the device to operate using the Password Protection Mode. It is not possible to reverse this function. Disables all further commands to the password region. All program, and read operations are ignored.

Both of these objectives are important, and if not carefully considered, may lead to unrecoverable errors. The user must be sure that the Password Protection method is desired when setting the Password Mode Locking Bit. More importantly, the user must be sure that the password is correct when the Password Mode Locking Bit is set. Due to the fact that read operations are disabled, there is no means to verify what the password is afterwards. If the password is lost after setting the Password Mode Locking Bit, there will be no way to clear the PPB Lock bit.

The Password Mode Locking Bit, once set, prevents reading the 64-bit password on the DQ bus and further password programming. The Password Mode Locking Bit is not erasable. Once Password Mode Locking Bit is programmed, the Persistent Block Protection Locking Bit is disabled from programming, guaranteeing that no changes to the protection scheme are allowed.

64-bit Password

The 64-bit Password is located in its own memory space and is accessible through the use of the Password Program and Verify commands (see "Password Verify Command"). The password function works in conjunction with the Password Mode Locking Bit, which when set, prevents the Password Verify command from reading the contents of the password on the pins of the device.

Write Protect (WP#)

The Write Protect feature provides a hardware method of protecting the upper two and lower two blocks without using VID. This function is provided by the WP# pin and overrides the previously discussed "High Voltage Block Protection" section method.



PreliminaryMCP MEMORY

If the system asserts VIL on the WP#/ACC pin, the device disables program and erase functions in the two outermost 4 Kword blocks on both ends of the flash array independent of whether it was previously protected or unprotected.

If the system asserts VIH on the WP#/ACC pin, the device reverts the upper two and lower two blocks to whether they were last set to be protected or unprotected. That is, block protection or unprotection for these sectors depends on whether they were last protected or unprotected using the method described in the "High Voltage Block Protection" section.

Persistent Protection Bit Lock

The Persistent Protection Bit (PPB) Lock is a volatile bit that reflects the state of the Password Mode Locking Bit after power-up reset. If the Password Mode Lock Bit is also set after a hardware reset (RESET# asserted) or a power-up reset, the ONLY means for clearing the PPB Lock Bit in Password Protection Mode is to issue the Password Unlock command. Successful execution of the Password Unlock command clears the PPB Lock Bit, allowing for block PPBs modifications. Asserting RESET#, taking the device through a power-on reset, or issuing the PPB Lock Bit Set command sets the PPB Lock Bit to a "1" when the Password Mode Lock Bit is not set

If the Password Mode Locking Bit is not set, including Persistent Protection Mode, the PPB Lock Bit is cleared after power-up or hardware reset. The PPB Lock Bit is set by issuing the PPB Lock Bit Set command. Once set the only means for clearing the PPB Lock Bit is by issuing a hardware or power-up reset. The Password Unlock command is ignored in Persistent Protection Mode.

Master locking bit set

This Master locking bit can ensure that protected blocks be permanently unalterable.

Master locking bit is non-volatile bit. Master locking bit controls protection status of entire blocks.

The usage of the master locking bit command sequence is absolutely required to ensure full protection of data from future alterations. If master locking bit is set ("1"), entire blocks are permanently protected. They are not changed and altered by any future lock/unlock commands.

Anyone who uses this fuction needs much attention. Because there is no way to return to unlock status. Default status of master locking bit is unlock status("0").

If Master locking bit sets on unprotected block, the block still are remaining in status of unprotected block.

The unprotected block can be protected by protection command.



Table 9. Boot Block/Block Addresses for Protection / Unprotection

	CE#1 Control							
Block	A21-A12	Block Size						
BA1-0	000000000	4 Kwords						
BA1-1	000000001	4 Kwords						
BA1-2	000000010	4 Kwords						
BA1-3	000000011	4 Kwords						
BA1-4	000000100	4 Kwords						
BA1-5	000000101	4 Kwords						
BA1-6	000000110	4 Kwords						
BA1-7	000000111	4 Kwords						
BA1-8	000001XXX	32 Kwords						
BA1-9	0000010XXX	32 Kwords						
BA1-10	0000011XXX	32 Kwords						
BA1-11-BA1-14	00001XXXXX	128 (4x32) Kwords						
BA1-15-BA1-18	00010XXXXX	128 (4x32) Kwords						
BA1-19-BA1-22	00010XXXXX	128 (4x32) Kwords						
BA1-23-BA1-26	00100XXXXX	128 (4x32) Kwords						
BA1-27-BA1-30	00101XXXXX	128 (4x32) Kwords						
BA1-31-BA1-34	00110XXXXX	128 (4x32) Kwords						
BA1-35-BA1-38	00111XXXXX	128 (4x32) Kwords						
BA1-39-BA1-42	01000XXXXX	128 (4x32) Kwords						
BA1-43-BA1-46	01001XXXXX	128 (4x32) Kwords						
BA1-47-BA1-50	01010XXXXX	128 (4x32) Kwords						
BA1-51-BA1-54	01011XXXXX	128 (4x32) Kwords						
BA1-55-BA1-58	01100XXXXX	128 (4x32) Kwords						
BA1-59-BA1-62	01101XXXXX	128 (4x32) Kwords						
BA1-63-BA1-66	01110XXXXX	128 (4x32) Kwords						
BA1-67-BA1-70	01111XXXXX	128 (4x32) Kwords						
BA1-71-BA1-74	10000XXXXX	128 (4x32) Kwords						
BA1-75-BA1-78	10001XXXXX	128 (4x32) Kwords						
BA1-79-BA1-82	10010XXXXX	128 (4x32) Kwords						
BA1-83-BA1-86	10011XXXXX	128 (4x32) Kwords						
BA1-87-BA1-90	10100XXXXX	128 (4x32) Kwords						
BA1-91-BA1-94	10101XXXXX	128 (4x32) Kwords						
BA1-95-BA1-98	10110XXXXX	128 (4x32) Kwords						
BA1-99-BA1-102	10111XXXXX	128 (4x32) Kwords						
BA1-103-BA1-106	11000XXXXX	128 (4x32) Kwords						
BA1-107-BA1-110	11001XXXXX	128 (4x32) Kwords						
BA1-111-BA1-114	11010XXXXX	128 (4x32) Kwords						
BA1-115-BA1-118	11011XXXXX	128 (4x32) Kwords						
BA1-119-BA1-122	11100XXXXX	128 (4x32) Kwords						
BA1-123-BA1-126	11101XXXXX	128 (4x32) Kwords						
BA1-127-BA1-130	11110XXXXX	128 (4x32) Kwords						
BA1-131-BA1-134	11111XXXXX	128 (4x32) Kwords						



Table 9. Boot Block/Block Addresses for Protection / Unprotection (Continued)

	CE#2 Control	
Block	A21-A12	Block Size
BA2-0-BA2-3	00000XXXXX	128 (4x32) Kwords
BA2-4-BA2-7	00001XXXXX	128 (4x32) Kwords
BA2-8-BA2-11	00010XXXXX	128 (4x32) Kwords
BA2-12-BA2-15	00011XXXXX	128 (4x32) Kwords
BA2-16-BA2-19	00100XXXXX	128 (4x32) Kwords
BA2-20-BA2-23	00101XXXXX	128 (4x32) Kwords
BA2-24-BA2-27	00110XXXXX	128 (4x32) Kwords
BA2-28-BA2-31	00111XXXXX	128 (4x32) Kwords
BA2-32-BA2-35	01000XXXXX	128 (4x32) Kwords
BA2-36-BA2-39	01001XXXXX	128 (4x32) Kwords
BA2-40-BA2-43	01010XXXXX	128 (4x32) Kwords
BA2-44-BA2-47	01011XXXXX	128 (4x32) Kwords
BA2-48-BA2-51	01100XXXXX	128 (4x32) Kwords
BA2-52-BA2-55	01101XXXXX	128 (4x32) Kwords
BA2-56-BA2-59	01110XXXXX	128 (4x32) Kwords
BA2-60-BA2-63	01111XXXXX	128 (4x32) Kwords
BA2-64-BA2-67	10000XXXXX	128 (4x32) Kwords
BA2-68-BA2-71	10001XXXXX	128 (4x32) Kwords
BA2-72-BA2-75	10010XXXXX	128 (4x32) Kwords
BA2-76-BA2-79	10011XXXXX	128 (4x32) Kwords
BA2-80-BA2-83	10100XXXXX	128 (4x32) Kwords
BA2-84-BA2-87	10101XXXXX	128 (4x32) Kwords
BA2-88-BA2-91	10110XXXXX	128 (4x32) Kwords
BA2-92-BA2-95	10111XXXXX	128 (4x32) Kwords
BA2-96-BA2-99	11000XXXXX	128 (4x32) Kwords
BA2-100-BA2-103	11001XXXXX	128 (4x32) Kwords
BA2-104-BA2-107	11010XXXXX	128 (4x32) Kwords
BA2-108-BA2-111	11011XXXXX	128 (4x32) Kwords
BA2-112-BA2-115	11100XXXXX	128 (4x32) Kwords
BA2-116-BA2-119	11101XXXXX	128 (4x32) Kwords
BA2-120-BA2-123	11110XXXXX	128 (4x32) Kwords
BA2-124	1111100XXX	32 Kwords
BA2-125	1111101XXX	32 Kwords
BA2-126	1111110XXX	32 Kwords
BA2-127	1111111000	4 Kwords
BA2-128	1111111001	4 Kwords
BA2-129	111111010	4 Kwords
BA2-130	111111011	4 Kwords
BA2-131	1111111100	4 Kwords
BA2-132	111111101	
		4 Kwords
BA2-133	111111110	4 Kwords
BA2-134	111111111	4 Kwords



Table 10. Block Protection Command Sequences

Command Sequence		Cycl	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	5th Cycle	6th Cycle	7th Cycle
D 15 (13)	Addr		555H	2AAH	555H	XX[0-3]H			
Password Program(1,2)	Data	4	AAH	55H	38H	PD[0-3]			
D 1)/ '' (0.45)	Addr		555H	2AAH	555H	PWA[0-3]			
Password Verify(2,4,5)	Data	4	AAH	55H	C8H	PWD[0-3]			
Descripted Unlock/2 6.7\	Addr	7	555H	2AAH	555H	PWA[0]	PWA[1]	PWA[2]	PWA[3]
Password Unlock(3,6,7)	Data	7	AAH	55H	28H	PWD[0]	PWD[1]	PWD[2]	PWD[3]
222 2 (1.2.2)	Addr		555H	2AAH	555H	(BA)WP	(BA)WP	(BA)WP	
PPB Program(1,2,8)	Data	6	AAH	55H	60H	68H	48H	RD(0)	
Master leaking hit Cat	Addr	2	555H	2AAH	555H				
Master locking bit Set	Data	3	AAH	55H	F1H				
PPB Status	Addr	4	555H	2AAH	555H	(BA)WP			
	Data	4	AAH	55H	90H	RD(0)			
All PPB Erase(1,2,9,10)	Addr		555H	2AAH	555H	WP	(BA)	(BA)WP	
	Data	- 6	AAH	55H	60H	60H	40H	RD(0)	
DDD 11- Dit 0-4	Addr	_	555H	2AAH	555H				
PPB Lock Bit Set	Data	- 3	AAH	55H	78H				
	Addr	4	555H	2AAH	555H	BA			
PPB Lock Bit Status(11)	Data		AAH	55H	58H	RD(1)			
D)/D IA/ :/ (0)	Addr		555H	2AAH	555H	BA			
DYB Write(3)	Data	4	AAH	55H	48H	X1H			
DVD =====(0)	Addr	4	555H	2AAH	555H	BA			
DYB Erase(3)	Data	4	AAH	55H	48H	X0H			
D)(D 0) ((0)	Addr		555H	2AAH	555H	BA			
DYB Status(2)	Data	4	AAH	55H	58H	RD(0)			
DDM D D (4.0.0)	Addr	_	555H	2AAH	555H	PL	PL	PL	
PPMLB Program(1,2,8)	Data	- 6	AAH	55H	60H	68H	48H	RD(0)	
DD1 D 0: (1)	Addr	_	555H	2AAH	555H	PL	PL		
PPMLB Status(1)	Data	- 5	AAH	55H	60H	48H	RD(0)		
	Addr	_	555H	2AAH	555H	BL	BL	BL	
SPMLB Program(1,2,8)	Data	- 6	AAH	55H	60H	68	48	RD(0)	
	Addr		555H	2AAH	555H	BL	BL		
SPMLB Status(1)	Data	- 5	AAH	55H	60H	48	RD(0)		

Legend:

DYB = Dynamic Protection Bit

OW = Address (A7:A0) is (00011010)

PD[3:0] = Password Data (1 of 4 portions)

PPB = Persistent Protection Bit

PWA = Password Address. A1:A0 selects portion of password.

PWD = Password Data being verified.

PL = Password Protection Mode Lock Address (A7:A0) is (00001010)

RD(0) = Read Data DQ0 for protection indicator bit.

RD(1) = Read Data DQ1 for PPB Lock status.

BA = Block Address where security command applies. Address bits Amax:A12 uniquely select any block.

BL = Persistent Protection Mode Lock Address (A7:A0) is (00010010)

WP = PPB Address (A7:A0) is (00000010)

X = Don't care

PPMLB = Password Protection Mode Locking Bit

SPMLB = Persistent Protection Mode Locking Bit



PreliminaryMCP MEMORY

K5L2931CAM-D770

Notes:

- See the description of bus operations.
- All values are in hexadecimal.
- Shaded cells in table denote read cycles. All other cycles are write operations.
- During unlock and command cycles, when lower address bits are 555 or 2AAh as shown in table, address bits higher than A11 (except where BA is required) and data bits higher than DQ7 are don't cares.
- 1. The reset command returns device to reading array.
- 2. Cycle 4 programs the addressed locking bit. Cycles 5 and 6 validate bit has been fully programmed when DQ0 = 1. If DQ0 = 0 in cycle 6, program command must be issued and verified again.
- 3. Data is latched on the rising edge of WE#.
- 4. Entire command sequence must be entered for each portion of password.
- 5. Command sequence returns FFh if PPMLB is set.
- 6. The password is written over four consecutive cycles, at addresses 0-3.
- 7. A 2us timeout is required between any two portions of password.
- 8. A 100us timeout is required between cycles 4 and 5.
- 9. A 1.2 ms timeout is required between cycles 4 and 5.
- 10. Cycle 4 erases all PPBs. Cycles 5 and 6 validate bits have been fully erased when DQ0 = 0. If DQ0 = 1 in cycle 6, erase command must be issued and verified again. Before issuing erase command, all PPBs should be programmed to prevent PPB overerasure.
- 11. DQ1 = 1 if PPB locked, 0 if unlocked.



Table 11. Common Flash Memory Interface Code

Description	Addresses (Word Mode)	Data
	10H	0051H
Query Unique ASCII string "QRY"	11H 12H	0052H 0059H
	13H	0009H
Primary OEM Command Set	14H	0002H
Address for Primary Extended Table	15H	0040H
Addices for Fillinary Extended Table	16H	0000H
Alternate OEM Command Set (00h = none exists)	17H 18H	0000H 0000H
Address for Alternate OEM Extended Table (00h = none exists)	19H 1AH	0000H 0000H
Vcc Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt	1BH	0027H
Vcc Max. (write/erase) D7-D4: volt, D3-D0: 100 millivolt	1CH	0036H
Vpp Min. voltage(00H = no Vpp pin present)	1DH	0000H
Vpp Max. voltage(00H = no Vpp pin present)	1EH	0000H
Typical timeout per single word write 2 ^N us	1FH	0003H
Typical timeout for Min. size buffer write 2 ^N us(00H = not supported)	20H	0000H
Typical timeout per individual block erase 2 ^N ms	21H	0009H
Typical timeout for full chip erase 2 ^N ms(00H = not supported)	22H	0000H
Max. timeout for word write 2 ^N times typical	23H	0004H
Max. timeout for buffer write 2 ^N times typical	24H	0000H
Max. timeout per individual block erase 2 ^N times typical	25H	0004H
Max. timeout for full chip erase 2 ^N times typical(00H = not supported)	26H	0000H
Device Size = 2 ^N byte	27H	0018H
Flash Device Interface description	28H 29H	0001H 0000H
	2AH	0000H
Max. number of byte in multi-byte write = 2^N	2BH	0000H
Number of Erase Block Regions within device	2CH	0003H
Erase Block Region 1 Information	2DH 2EH 2FH 30H	0007H 0000H 0020H 0000H
Erase Block Region 2 Information	31H 32H 33H 34H	00FDH 0000H 0000H 0001H
Erase Block Region 3 Information	35H 36H 37H 38H	0007H 0000H 0020H 0000H
Erase Block Region 4 Information	39H 3AH 3BH 3CH	0000H 0000H 0000H 0000H



Table 11. Common Flash Memory Interface Code

Description	Addresses (Word Mode)	Data
Query-unique ASCII string "PRI"	40H 41H 42H	0050H 0052H 0049H
Major version number, ASCII	43H	0030H
Minor version number, ASCII	44H	0030H
Address Sensitive Unlock(Bits 1-0) 0 = Required, 1= Not Required Silcon Revision Number(Bits 7-2)	45H	0000Н
Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write	46H	0002H
Block Protect 00 = Not Supported, 01 = Supported	47H	0001H
Block Temporary Unprotect 00 = Not Supported, 01 = Supported	48H	0001H
Block Protect/Unprotect scheme, 00 = Not Supported, 01 = Supported	49H	0001H
Simultaneous Operation 00 = Not Supported, 01 = Supported	4AH	0001H
Burst Mode Type 00 = Not Supported, 01 = Supported	4BH	0000H
Page Mode Type 00 = Not Supported, 01 = 4 Word Page 02 = 8 Word Page	4CH	0002H
ACC(Acceleration) Supply Minimum 00 = Not Supported, D7 - D4 : Volt, D3 - D0 : 100mV	4DH	0085H
ACC(Acceleration) Supply Maximum 00 = Not Supported, D7 - D4 : Volt, D3 - D0 : 100mV	4EH	0095H
Top/Bottom Boot Block Flag 02H = Bottom Boot Device, 03H = Top Boot Device, 04H = Top and Bottom Device	4FH	0004H



DEVICE STATUS FLAGS

The device has means to indicate its status of operation in the bank where a program or erase operation is in processes. Address must include bank address being excuted internal routine operation. The status is indicated by raising the device status flag via corresponding DQ pins or the RY/ BY pin. The corresponding DQ pins are DQ7, DQ6, DQ5, DQ3 and DQ2. The statuses are as follows:

Table 12. Hardware Sequence Flags

	Statu	DQ7	DQ6	DQ5	DQ3	DQ2	RY/BY	
	Programming		DQ7	Toggle	0	0	1	0
	Block Erase or Chip Erase	Э	0	Toggle	0	1	Toggle	0
	Erase Suspend Read	Erase Suspended Block	1	1	0	0	Toggle (Note 1)	1
In Progress	Erase Suspend Read	Non-Erase Sus- pended Block	Data	Data	Data	Data	Data	1
og.000	Erase Suspend Program	Non-Erase Sus- pended Block	DQ7	Toggle	0	0	1	0
	Program Suspend Read	Program Sus- pended Block	DQ7	1	0	0	Toggle (Note 1)	1
	Program Suspend Read	Data	Data	Data	Data	Data	1	
	Programming	DQ7	Toggle	1	0	No Toggle	0	
Exceeded Time Limits Block Erase or Chip Erase		Э	0	Toggle	1	1	(Note 2)	0
	Erase Suspend Program	DQ7	Toggle	1	0	No Toggle	0	

Notes :

DQ7: Data Polling

When an attempt to read the device is made while executing the Internal Program, the complement of the data is written to DQ7 as an indication of the Routine in progress. When the Routine is completed an attempt to access to the device will produce the true data written to DQ7. When a user attempts to read the block being erased, DQ7 will be low. If the device is placed in the Erase/Program Suspend Mode, the status can be detected via the DQ7 pin. If the system tries to read an address which belongs to a block that is being erase suspended, DQ7 will be high. And, if the system tries to read an address which belongs to a block that is being program suspended, the output will be the true data of DQ7 itself. If a non-erase-suspended or non-program-suspended block address is read, the device will produce the true data to DQ7. If an attempt is made to program a protected block, DQ7 outputs complements the data for approximately $1\mu s$ and the device then returns to the Read Mode without changing data in the block. If an attempt is made to erase a protected block, DQ7 outputs complement data in approximately 100us and the device then returns to the Read Mode without erasing the data in the block.

DQ6: Toggle Bit

Toggle bit is another option to detect whether an Internal Routine is in progress or completed. Once the device is at a busy state, DQ6 will toggle. Toggling DQ6 will stop after the device completes its Internal Routine. If the device is in the Erase/Program Suspend Mode, an attempt to read an address that belongs to a block that is being erased or programmed will produce a high output of DQ6. If an address belongs to a block that is not being erased or programmed, toggling is halted and valid data is produced at DQ6. If an attempt is made to program a protected block, DQ6 toggles for approximately 1us and the device then returns to the Read Mode without changing the data in the block. If an attempt is made to erase a protected block, DQ6 toggles for approximately 100µs and the device then returns to the Read Mode without erasing the data in the block.



^{1.} DQ2 will toggle when the device performs successive read operations from the erase/program suspended block.

^{2.} If DQ5 is High (exceeded timing limits), successive reads from a problem block will cause DQ2 to toggle.

DQ5: Exceed Timing Limits

If the Internal Program/Erase Routine extends beyond the timing limits, DQ5 will go High, indicating program/erase failure.

DQ3: Block Erase Timer

The status of the multi-block erase operation can be detected via the DQ3 pin. DQ3 will go High if $50\mu s$ of the block erase time window expires. In this case, the Internal Erase Routine will initiate the erase operation. Therefore, the device will not accept further write commands until the erase operation is completed. DQ3 is Low if the block erase time window is not expired. Within the block erase time window, an additional block erase command (30H) can be accepted. To confirm that the block erase command has been accepted, the software may check the status of DQ3 following each block erase command.


DQ2: Toggle Bit 2

The device generates a toggling pulse in DQ2 only if an Internal Erase Routine or an Erase/Program Suspend is in progress. When the device executes the Internal Erase Routine, DQ2 toggles only if an erasing bank is read. Although the Internal Erase Routine is in the Exceeded Time Limits, DQ2 toggles only if an erasing block in the Exceeded Time Limits is read. When the device is in the Erase/Program Suspend mode, DQ2 toggles only if an address in the erasing or programming block is read. If a non-erasing or non-programmed block address is read during the Erase/Program Suspend mode, then DQ2 will produce valid data. DQ2 will go High if the user tries to program a non-erase suspend block while the device is in the Erase Suspend mode.

RY/BY: Ready/Busy

The device has a Ready / \overline{Busy} output that indicates either the completion of an operation or the status of Internal Algorithms. If the output is Low, the device is busy with either a program or an erase operation. If the output is High, the device is ready to accept any read/write or erase operation. When the RY/ \overline{BY} pin is low, the device will not accept any additional program or erase commands with the exception of the Erase Suspend command. If the device is placed in an Erase Suspend mode, the RY/ \overline{BY} output will be High. For programming, the RY/ \overline{BY} is valid (RY/ \overline{BY} = 0) after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For Chip Erase, RY/ \overline{BY} is also valid after the rising edge of the sixth \overline{WE} pulse.

The pin is an open drain output, allowing two or more Ready/ Busy outputs to be OR-tied. An appropriate pull-up resistor is required for proper operation.



$$Rp = \frac{Vcc (Max.) - VoL (Max.)}{IOL + \Sigma IL} = \frac{3.2 \text{ V}}{2.1\text{mA} + \Sigma IL}$$

where Σ IL is the sum of the input currents of all devices tied to the Ready / $\overline{\text{Busy}}$ pin.






Figure 8. Data Polling Algorithms




Figure 9. Toggle Bit Algorithms

ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rating	Unit
	Vcc	Vcc	-0.5 to +4.0	
Valtaga an any nin valativa ta Vaa	OE, RESET		-0.5 to +9.5	
Voltage on any pin relative to Vss	WP/ACC	VIN	-0.5 to +9.5	V
	All Other Pins		-0.5 to +2.5	
Temperature Under Bias		Tbias	-25 to +125	°C
Storage Temperature		Tstg	-65 to +150	°C
Short Circuit Output Current		los	5	mA
Operating Temperature		TA	-25 to + 85	°C

- 1. Minimum DC voltage is -0.5V on Input/ Output pins. During transitions, this level may fall to -2.0V for periods <20ns. Maximum DC voltage on input / output pins is Vcc+0.5V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

 2. Minimum DC voltage is -0.5V on A9, OE, RESET and WP/ACC pins. During transitions, this level may fall to -2.0V for periods <20ns. Maximum DC voltage on OE, RESET, WP/ACC pins is 9.5V which, during transitions, may overshoot to 14.0V for periods <20ns.

 3. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions
- detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to GND)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	Vcc	2.7	3.0	3.6	V
Supply Voltage	Vss	0	0	0	V

DC CHARACTERISTICS

Parameter	Sym- bol	Test Conditions	Min	Тур	Max	Unit	
Input Leakage Current	lu	VIN=VSS to VCC, VCC=VC	Cmax	- 1.0	-	+ 1.0	μА
OE,RESET Input Leakage Current	Ішт	VCC=VCCmax, OE, RESET:	=9.5V	-	-	35	μА
WP/ACC Input Leakage Current	ILIW	VCC=VCCmax, WP/ACC=9	.5V	-	-	35	μΑ
Output Leakage Current	ILO	VOUT=VSS to VCC,VCC=V max,OE=VIH	CC-	- 1.0	-	+ 1.0	μА
Active Read Current (1)	lcc1	OE=VIH. VCC=VCCmax	10MHz	-	45	55	mA
Active Read Current (1)	ICC I	OE=VIH, VCC=VCCIIIAX	5MHz	-	20	30	mA
Active Write Current (2)	Icc2	CE=VIL, OE=VIH, WE=VIL		-	15	30	mA
Read While Program Current (3)	Icc3	CE=VIL, OE=VIH (@10Mhz)	-	35	55	mA	
Read While Erase Current (3)	Icc4	CE=VIL, OE=VIH (@10Mhz)		-	35	55	mA
Program While Erase Suspend Current	Icc5	CE=VIL, OE=VIH		-	15	35	mA
Page Read Current	Icc6	OE=VIH, 8 word Page Read		-	10	15	mA
ACC Accelerated Program Current	IACC	CE=VIL, OE=VIH		-	15	30	mA
Standby Current	Is _B 1	CE, RESET, WP/ACC= Vio±	0.3	-	15	30	μА
Standby Current During Reset	IsB2	RESET= Vss± 0.3		-	15	30	μА
Automatic Sleep Mode	Isa3	VIH=VIO \pm 0.3V, VIL=Vss \pm 0.	.2V	-	15	30	μА
Input Low Level	VIL	Vio=1.65~1.95V(2.7~3.6V)		-0.4(-0.5)	-	0.4(0.8)	V
Input High Level	ViH	Vio=1.65~1.95V(2.7~3.6V)		Vio-0.4(2.0)	-	Vio+0.4(Vcc+0.3	V
Voltage for WP/ACC Block Temporarily Unprotect and Program Acceleration (4)	Vнн	$Vcc = 3.0V \pm 0.15V$		8.5	-	9.5	V



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Voltage for Autoselect and Block Protect (4)	VID	Vcc = 3.0V ± 10%	8.5	-	9.5	V
Output Low Level	Vol	IOL =100uA,Vcc=VCCmin, Vio=1.65~1.95V	-		0.1	V
	VOL	IOL =2.0mA,Vcc=VCCmin, Vio=2.7~3.6V	-		0.4	V
	Vou	IOH = -100uA, Vcc=VCCmin, Vio=1.65~1.95V	Vio-0.1	-	-	V
Output High Level	VOH	VOH IOH = -2 0mA Vcc=VCCmin	2.4	-	-	V
Low VCC Lock-out Voltage (5)	VLKO		2.3	-	2.5	V

Notes:

- 1. The lcc current listed includes both the DC operating current and the frequency dependent component(at 10 MHz).

- 2. Icc active during Internal Routine(program or erase) is in progress.
 3. Icc active during Read while Write is in progress.
 4. The high voltage (VHH or VID) must be used in the range of $VCC = 3.0V \pm 0.15V$
 5. Not 100% tested.

- 6. Typical value are measured at Vcc = 3.0V,Ta=25°C , Not 100% tested. 7. Valid $\overline{\text{CE1}}$ / $\overline{\text{CE2}}$ conditions : ($\overline{\text{CE1}}$ =VIL, $\overline{\text{CE2}}$ =VIH) or ($\overline{\text{CE1}}$ =VIL) or ($\overline{\text{CE1}}$ =VIL) or ($\overline{\text{CE1}}$ =VIH, $\overline{\text{CE2}}$ =VIH)

CAPACITANCE(TA = 25 °C, Vcc = 3.0V, f = 1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	Cin	VIN=0V	-	10	pF
Output Capacitance	Соит	Vout=0V	-	10	pF
Control Pin Capacitance	CIN2	VIN=0V	-	10	pF

Note: Capacitance is periodically sampled and not 100% tested.

AC TEST CONDITION

Parameter	Value
Input Pulse Levels	0V to Vcc
Input Rise and Fall Times(Vio=1.8,3.0V)	5ns
Input and Output Timing Levels	Vcc/2
Output Load	CL = 30pF





AC CHARACTERISTICS Read Operations

		Vcc=2.7V~3.6V									
Parameter	Symbol	4A		4B		4C		4D		Unit	
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time (1)	trc	55	-	60	-	65	-	70	-	ns	
Address Access Time	tAA	-	55	-	60	-	65	-	70	ns	
Chip Enable Access Time	tce	-	55	-	60	-	65	-	70	ns	
Output Enable Time	toE	-	20	-	25	-	30	-	30	ns	
Page Read Cycle Time (1)	tprc	20	-	25	-	25	-	30	-	ns	
Page Address Access Time	tPA	-	20	-	25	-	25	-	30	ns	
CE & OE Disable Time (1)	tDF	-	16	-	16	-	16	-	16	ns	
Output Hold Time from Address, CE or OE (1)	tон	5	-	5	-	5	-	5	-	ns	

 $\textbf{Note:} \ 1. \ \text{Not } \ 100\% \ \text{tested.} \ 2. \ \text{Valid} \ \overline{\overline{CE}1} \ / \ \overline{\overline{CE}2} \ \text{conditions:} \ (\overline{\overline{CE}1} = VIL, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIL) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}2} = VIH) \ \text{or} \ (\overline{\overline{CE}1} = VIH, \ \overline{\overline{CE}1} = VIH,$



AC CHARACTERISTICS Write(Erase/Program)Operations Alternate WE Controlled Write

						Vcc=2.7V	/ ~ 3.6V				
	Parameter	Symbol	4	IA.	4	В	4	С	4	D	Un it
			Min	Max	Min	Max	Min	Max	Min	Max	1 "
Write Cyc	cle Time (1)	twc	55	-	60	-	65	-	70	-	ns
A - -	Catura Times	tas	0	-	0	-	0	-	0	-	ns
Address	Setup Time	taso	15	-	15	-	15	-	15	-	ns
Addross I	Hold Time	tah	30	-	35	-	35	-	35	-	ns
Address	noid fillie	taht	0	-	0	-	0	-	0	-	ns
Data Setu	up Time	tos	25	-	30	-	30	-	30	-	ns
Data Hold	d Time	tDH	0	-	0	-	0	-	0	-	ns
Output E	nable Setup Time (1)	toes	0	-	0	-	0	-	0	-	ns
Output	Read (1)	tOEH1	0	-	0	-	0	-	0	-	ns
Enable Hold	Toggle and Data Polling (1)	tOEH2	10	-	10	-	10	-	10	-	ns
CE Setup	Time	tcs	0	-	0	-	0	-	0	-	ns
CE Hold	Time	tсн	0	-	0	-	0	-	0	-	ns
Write Pul	se Width	twp	35	-	35	-	35	-	35	-	ns
Write Pul	se Width High	twph	20	-	25	-	25	-	25	-	ns
Programm	ming Operation	tpgm	6(t	yp.)	6(t	yp)	6(t	yp.)	6(t	yp.)	μS
Accelerat Operation	ted Programming n	taccpgm	4(t	yp.)	4(t	yp)	4(t	yp.)	4(t)	yp.)	μS
	ted Quad word ming Operation	taccpgm_ QUAD	1.2((typ.)	1.2(typ.)	1.2(typ.)	1.2(typ.)	μS
Block Era	ase Operation (2)	tBERS	0.7((typ.)	0.7	(typ)	0.7(typ.)	0.7(typ.)	se c
Vcc Set l	Up Time	tvcs	50	-	50	-	50	-	50	-	μS
Write Red	covery Time from RY/	trB	0	-	0	-	0	-	0	-	ns
RESET H	ligh Time Before	trh	50	-	50	-	50	-	50	-	ns
RESET to	o Power Down Time	trpd	20	-	20	-	20	-	20	-	μS
Program/ Delay	Erase Valid to RY/BY	tBUSY	35	90	35	90	35	90	35	90	ns
	g and Falling Time	tvid	500	-	500	-	500	-	500	-	ns
RESET F	Pulse Width	trp	500	-	500	-	500	-	500	-	ns
RESET L	ow to RY/BY High	trrb	1	20	-	20	-	20	-	20	μS
RESET S	Setup Time for Tempo- rotect	trsp	4	-	4	-	4	-	4	-	μS
RESET L	ow Setup Time	trsts	500	-	500	-	500	-	500	-	ns
RESET H	ligh to Address Valid	trstw	200	-	200	-	200	-	200	-	ns
Read Red Write	covery Time Before	tGHWL	0	-	0	-	0	-	0	-	ns
CE High polling	during toggling bit	tCEPH	20	-	20	-	20	-	20	-	ns
OE High polling	during toggling bit	toeph	10	-	10	-	10	-	10	-	ns



AC CHARACTERISTICS Write(Erase/Program)Operations Alternate CE Controlled Writes

						Vcc=2.7	V ~ 3.6V				
	Parameter	Symbol	4	A	4	В	4	iC	4	ID.	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Write C	Cycle Time (1)	twc	55	-	60	-	65	-	70	-	ns
Addres	s Setup Time	tas	0	-	0	-	0	-	0	-	ns
Addres	s Hold Time	tah	30	-	35	-	35	-	35	-	ns
Data S	etup Time	tos	25	-	30	-	30	-	30	-	ns
Data H	old Time	tDH	0	-	0	-	0	-	0	-	ns
Output (1)	Enable Setup Time	toes	0	-	0	-	0	-	0	-	ns
Out-	Read (1)	tOEH1	0	-	0	-	0	-	0	-	ns
put Enabl e	Toggle and Data Polling (1)	tOEH2	10	-	10	-	10	-	10	-	ns
WE Se	tup Time	tws	0	-	0	-	0	-	0	-	ns
WE Ho	ld Time	twH	0	-	0	-	0	-	0	-	ns
CE Pul	se Width	tcp	35	-	40	-	40	-	40	-	ns
CE Pul	se Width High	tcph	20	-	25	-	25	-	25	-	ns
Prograi	mming Operation	tpgM	6(t	yp.)	6(t	yp)	6(t	ур.)	6(t	ур.)	μS
Accelerated Programming Operation		taccpgm	4(t	yp.)	4(t	yp)	4typ.)		4(t	yp.)	μS
	rated Quad word mming Operation	taccpgm_quad	1.2(typ.)	1.2(typ.)	1.2(typ.)		1.2(typ.)		μS
Block E	Frase Operation (2)	tBERS	0.7(typ.)	0.7	(typ)	0.7	typ.)	0.7((typ.)	sec

Notes: 1. Not 100% tested.

2. This does not include the preprogramming time.

ERASE AND PROGRAM PERFORMANCE

Parameter		Limits		Unit	Comments
Farameter	Min	Тур	Max	Unit	Comments
Block Erase Time	-	0.7	2	sec	Excludes 00H programming prior to erasure
Chip Erase Time	-	135	216	sec	
Word Programming Time	-	6	100	μS	Excludes system-level overhead
Accelerated Word Program Time	-	4	60	μS	Excludes system-level overhead
Accelerated Quad Word Program Time	-	1.2	-	μS	Excludes system-level overhead
Chip Programming Time	-	50.4	200	sec	Excludes system-level overhead
Erase/Program Endurance	100,000	-	-	cycles	Minimum 100,000 cycles guaran- teed

Notes : 1. 25 °C, Vcc = 3.0V 100,000 cycles, typical pattern.

System-level overhead is defined as the time required to execute the four bus cycle command necessary to program each word. In the preprogramming step of the Internal Erase Routine, all words are programmed to 00H before erasure.



SWITCHING WAVEFORMS Conventional Read Operations




Figure 10. Conventional Read Operation Timings

Note: During $\overline{CE1}$ transitions, $\overline{CE2}$ = VIH, During $\overline{CE2}$ transitions, $\overline{CE1}$ = VIH, In the above waveform \overline{CE} = $\overline{CE1}$ or $\overline{CE2}$

Parameter	Symbol	4	Α	4	В	4C		4D		Unit
Faranteter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oille
Read Cycle Time	trc	55	-	60	-	65	-	70	-	ns
Address Access Time	taa	-	55	-	60	-	65	-	70	ns
Chip Enable Access Time	tce	-	55	-	60	-	65	-	70	ns
Output Enable Time	toe	-	20	-	25	-	30	-	30	ns
CE & OE Disable Time (1)	tDF	-	16	-	16	-	16	-	16	ns
Output Hold Time from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$	tон	5	-	5	-	5	-	5	-	ns
OE Hold Time	toeh	0	10	0	10	0	10	0	10	ns

Note: 1. Not 100% tested.

SWITCHING WAVEFORMS Page Read Operations




Figure 11. Page Read Operation Timings

Note: During $\overline{\text{CE}}1$ transitions, $\overline{\text{CE}}2$ = VIH, During $\overline{\text{CE}}2$ transitions, $\overline{\text{CE}}1$ = VIH, In the above waveform $\overline{\text{CE}}$ = $\overline{\text{CE}}1$ or $\overline{\text{CE}}2$

Parameter	Symbol	4	A	4	В	4C		4D		Unit
Faranietei	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Onit
Read Cycle Time	trc	55	-	60	-	65	-	70	-	ns
Page Read Cycle Time	tPRC	20	-	25	-	25	-	30	-	ns
Address Access Time	taa	-	55	-	60	-	65	-	70	ns
Page Address Access Time	tPA	-	20	-	25	-	25	-	30	ns
Chip Enable Access Time	tce	-	55	-	60	-	65	-	70	ns
Output Enable Time	toe	-	20	-	25	-	30	-	30	ns
CE & OE Disable Time (1)	tDF	-	16	-	16	-	16	-	16	ns
Output Hold Time from Address, CE or OE	tон	5	-	5	-	5	=	5	=	ns
OE Hold Time	toeh	0	-	0	-	0	-	0	-	ns

Note: 1. Not 100% tested.



SWITCHING WAVEFORMSHardware Reset/Read Operations





Figure 12. Hardware Reset/Read Operation Timings

Note: During $\overline{\text{CE}1}$ transitions, $\overline{\text{CE}2}$ = VIH, During $\overline{\text{CE}2}$ transitions, $\overline{\text{CE}1}$ = VIH, In the above waveform $\overline{\text{CE}}$ = $\overline{\text{CE}1}$ or $\overline{\text{CE}2}$

Parameter	Symbol	4A		4B		4C		4D		Unit
raidilletei	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Oille
Read Cycle Time	trc	55	-	60	-	65	-	70	-	ns
Address Access Time	tAA	-	55	-	60	-	65	-	70	ns
Chip Enable Access Time	tce	-	55	-	60	-	65	-	70	ns
Output Hold Time from Address, CE or OE	tон	5	-	5	-	5	-	5	-	ns
RESET Pulse Width	trp	500	-	500	-	500	-	500	-	ns
RESET High Time Before Read	trh	50	-	50	-	50	-	50	-	ns

MCP MEMORY

SWITCHING WAVEFORMS



Notes: 1. $\overline{DQ7}$ is the output of the complement of the data written to the device.

DOUT is the output of the data written to the device.
 PA : Program Address, PD : Program Data
 The illustration shows the last two cycles of the program command sequence.

Note : During $\overline{\text{CE}}1$ transitions, $\overline{\text{CE}}2$ = VIH, During $\overline{\text{CE}}2$ transitions, $\overline{\text{CE}}1$ = VIH, In the above waveform $\overline{\text{CE}}$ = $\overline{\text{CE}}1$ or $\overline{\text{CE}}2$

Figure 13. Alternate WE Controlled Program Operation Timings

Parameter	Symbol	4A Min May		4	В	4	С	4	D	Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Ollit
Write Cycle Time	twc	55	-	60	-	65	-	70	-	ns
Address Setup Time	tas	0	-	0	-	0	-	0	-	ns
Address Hold Time	tah	30	-	35	-	35	-	35	-	ns
Data Setup Time	tos	25	-	30	-	30	-	30	-	ns
Data Hold Time	tDH	0	-	0	-	0	-	0	-	ns
CE Setup Time	tcs	0	-	0	-	0	-	0	-	ns
CE Hold Time	tсн	0	-	0	-	0	-	0	-	ns
OE Setup Time	toes	0	-	0	-	0	-	0	-	ns
Write Pulse Width	twp	35	-	35	-	35	-	35	-	ns
Write Pulse Width High	twph	20	-	25	-	25	-	25	-	ns
Programming Operation	tpgm	6(t)	yp.)	6(t	yp)	6(t)	yp.)	6(t)	yp.)	us
Accelerated Programming Operation	taccpgm	4(t <u>y</u>	yp.)	4(t	ур)	4(t <u>y</u>	yp.)	4(t	yp.)	μS
Read Cycle Time	trc	55	-	60	-	65	-	70	-	ns
Chip Enable Access Time	tce	-	55	-	60	-	65	-	70	ns
Output Enable Time	toe	-	20	-	25	-	30	-	30	ns
CE & OE Disable Time	tDF	-	16	-	16	-	16	-	16	ns
Output Hold Time from Address, CE or OE	tон	5	-	5	-	5	-	5	-	ns
Program/Erase Valid to RY/ BY Delay	tBUSY	35	90	35	90	35	90	35	90	ns
Recovery Time from RY/BY	trB	0	-	0	-	0	-	0	-	ns

SWITCHING WAVEFORMS

Alternate CE Controlled Program Operations




Figure 14. Alternate CE Controlled Program Operation Timings

- Notes:
 1. DQ7 is the output of the complement of the data written to the device.
- 2. DOUT is the output of the data written to the device.
- 3. PA: Program Address, PD: Program Data
- 4. The illustration shows the last two cycles of the program command sequence.

Note: During $\overline{\text{CE}}1$ transitions, $\overline{\text{CE}}2$ = VIH, During $\overline{\text{CE}}2$ transitions, $\overline{\text{CE}}1$ = VIH, In the above waveform $\overline{\text{CE}}$ = $\overline{\text{CE}}1$ or $\overline{\text{CE}}2$

Parameter	Cumbal	4	A	4	В	4	С	4	·D	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	55	-	60	-	65	-	70	-	ns
Address Setup Time	tas	0	-	0	-	0	-	0	-	ns
Address Hold Time	tah	30	-	35	-	35	-	35	-	ns
Data Setup Time	tos	25	-	30	-	30	-	30	-	ns
Data Hold Time	tDH	0	-	0	-	0	-	0	-	ns
OE Setup Time	toes	0	-	0	-	0	-	0	-	ns
WE Setup Time	tws	0	-	0	-	0	-	0	-	ns
WE Hold Time	twH	0	-	0	-	0	-	0	-	ns
CE Pulse Width	tcp	35	-	40	-	40	-	40	-	ns
CE Pulse Width High	tcph	20	-	25	-	25	-	25	-	ns
Programming Operation	tpgm	6(t)	yp.)	6(t	yp)	6(t)	yp.)	6(t)	yp.)	μS
Accelerated Program- ming Operation	taccpgm	4(t <u>y</u>	yp.)	4(t	yp)	4(t <u>y</u>	yp.)	4(t <u>y</u>	yp.)	μS
Program/Erase Valid to RY/BY Delay	tBUSY	35	90	35	90	35	90	35	90	ns
Recovery Time from RY/	trB	0	-	0	-	0	-	0	-	ns



SWITCHING WAVEFORMS Chip/Block Erase Operations




Figure 15. Chip/Block Erase Operation Timings

Note: BA: Block Address

Note: During CE1 transitions, CE2 = VIH, During CE2 transitions, CE1 = VIH, In the above waveform CE = CE1 or CE2

Parameter	Symbol	4	Α	4	В	4	С	4	D	Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	55	-	60	-	65	-	70	-	ns
Address Setup Time	tas	0	-	0	-	0	-	0	-	ns
Address Hold Time	tah	30	-	35	-	35	-	35	-	ns
Data Setup Time	tos	25	-	30	-	30	-	30	-	ns
Data Hold Time	tDH	0	-	0	-	0	-	0	-	ns
OE Setup Time	toes	0	-	0	-	0	-	0	-	ns
CE Setup Time	tcs	0	-	0	-	0	-	0	-	ns
Write Pulse Width	twp	35	-	35	-	35	-	35	-	ns
Write Pulse Width High	twph	20	-	25	-	25	-	25	-	ns
Read Cycle Time	trc	55	-	60	-	65	-	70	-	ns
Vcc Set Up Time	tvcs	50	-	50	-	50	-	50	-	μS

SWITCHING WAVEFORMS Read While Write Operations




Figure 16. Read While Write Operation Timings

Note: This is an example in the program-case of the Read While Write function.

DA1: Address of Bank1, DA2: Address of Bank 2

PA = Program Address at one bank, RA = Read Address at the other bank, PD = Program Data In, RD = Read Data Out


Note: During CE1 transitions, CE2 = VIH, During CE2 transitions, CE1 = VIH, In the above waveform CE = CE1 or CE2

Parameter	Symbol	4	Α	4	В	4	С	4	D	Unit
Farameter	Зупівої	Min	Max	Min	Max	Min	Max	Min	Max	Onn
Write Cycle Time	twc	55	-	60	-	65	-	70	-	ns
Write Pulse Width	twp	35	-	35	-	35	-	35	-	ns
Write Pulse Width High	twph	20	-	25	-	25	-	25	-	ns
Address Setup Time	tas	0	-	0	-	0	-	0	-	ns
Address Hold Time	tah	30	-	35	-	35	-	35	-	ns
Data Setup Time	tos	25	-	30	-	30	-	30	-	ns
Data Hold Time	tDH	0	-	0	-	0	-	0	-	ns
Read Cycle Time	trc	55	-	60	-	65	-	70	-	ns
Chip Enable Access Time	tce	-	55	-	60	-	65	-	70	ns
Address Access Time	tAA	-	55	-	60	-	65	-	70	ns
Output Enable Access Time	toE	-	20	-	25	-	30	-	30	ns
OE Setup Time	toes	0	-			0	-	0	-	ns
OE Hold Time	toeh	10	-	10	-	10	-	10	-	ns
CE & OE Disable Time	tDF	-	16	-	16	-	16	-	16	ns
Address Hold Time	taht	30	-	35	-	35	-	35	-	ns
CE High during toggle bit polling	tceph	20	-	20	-	20	-	20	-	ns



SWITCHING WAVEFORMS

Data Polling During Internal Routine Operation




Note: *DQ7=Vaild Data (The device has completed the internal operation).

Figure 17. Data Polling During Internal Routine Operation Timings

Note: During CE1 transitions, CE2 = VIH, During CE2 transitions, CE1 = VIH, In the above waveform CE = CE1 or CE2

RY/BY Timing Diagram During Program/Erase Operation




Note: During CE1 transitions, CE2 = VIH, During CE2 transitions, CE1 = VIH, In the above waveform CE = CE1 or CE2

Parameter	Symbol	4	A	4B		4C		4D		Unit
Faranteter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oilit
Program/Erase Valid to RY/BY Delay	tBUSY	35	90	35	90	35	90	35	90	ns
Chip Enable Access Time	tce	-	55	-	60	-	65	-	70	ns
Output Enable Time	toe	-	20	-	25	-	30	-	30	ns
CE & OE Disable Time	tDF	-	16	-	16	-	16	-	16	ns
Output Hold Time from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$	tон	5	-	5	-	5	-	5	-	ns
OE Hold Time	toeh	10	-	10	-	10	-	10	-	ns



SWITCHING WAVEFORMS Toggle Bit During Internal Routine Operation



Note: Address for the write operation must include a bank address (A19~A21) where the data is written.




Figure 19. Toggle Bit During Internal Routine Operation Timings


Note: During CE1 transitions, CE2 = VIH, During CE2 transitions, CE1 = VIH, In the above waveform CE = CE1 or CE2

Parameter	Cumbal	4	Α	4	В	4C		4D		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output Enable Access Time	toe	-	20	-	25	-	30	-	30	ns
OE Hold Time	toeh	10	-	10	-	10	-	10	-	ns
Address Hold Time	taht	30	-	35	-	35	-	35	-	ns
Address Setup	taso	55	-	55	-	55	-	55	-	ns
Address Setup Time	tas	0	-	0	-	0	-	0	-	ns
Data Hold Time	tDH	0	-	0	-	0	-	0	-	ns
CE High during toggle bit polling	tCEPH	20	-	20	-	20	-	20	-	ns
OE High during toggle bit polling	toeph	10	-	10	-	10	-	10	-	ns




SWITCHING WAVEFORMS

RESET Timing Diagram



Reset Timings NOT during Internal Routine



Power-up and RESET Timing Diagram





Figure 20. Power-up and RESET Timing Diagram

Parameter	Sym-	4.	A	4	В	4C		4D		Unit
Parameter	bol	Min	Max	Min	Max	Min	Max	Min	Max	Offic
RESET Pulse Width	trp	500	-	500	-	500	-	500	-	ns
RESET Low to Valid Data (During Internal Routine)	tREADY	-	20	-	20	-	20	-	20	μS
RESET Low to Valid Data (Not during Internal Routine)	tREADY	-	500	-	500	-	500	-	500	ns
RESET High Time Before Read	trh	50	-	50	-	50	-	50	-	ns
RY/BY Recovery Time	tпв	0	-	0	-	0	-	0	-	ns
RESET High to Address Valid	trstw	200	-	200	-	200	-	200	-	ns
RESET Low Set-up Time	trsts	500	-	500	-	500	-	500	-	ns




SWITCHING WAVEFORMS Block Group Protect & Unprotect Operations



Notes: Block Group Protect (A6=VIL, A1=VIH, A0=VIL), Status=01H Block Group Unprotect (A6=VIH, A1=VIH, A0=VIL), Status=00H BGA = Block Group Address (A12 ~ A21)

Note: During $\overline{CE1}$ transitions, $\overline{CE2}$ = VIH, During $\overline{CE2}$ transitions, $\overline{CE1}$ = VIH, In the above waveform \overline{CE} = $\overline{CE1}$ or $\overline{CE2}$

Temporary Block Group Unprotect




Note: During $\overline{CE1}$ transitions, $\overline{CE2}$ = VIH, During $\overline{CE2}$ transitions, $\overline{CE1}$ = VIH, In the above waveform \overline{CE} = $\overline{CE1}$ or $\overline{CE2}$




SWITCHING WAVEFORMS

Unlock Bypass Program Operations(Accelerated Program)



Note: During $\overline{\text{CE}}1$ transitions, $\overline{\text{CE}}2$ = VIH, During $\overline{\text{CE}}2$ transitions, $\overline{\text{CE}}1$ = VIH, In the above waveform $\overline{\text{CE}}$ = $\overline{\text{CE}}1$ or $\overline{\text{CE}}2$

Unlock Bypass Block Erase Operations



Notes:

- 1. VPP can be left high for subsequent programming pulses.
- 2. Use setup and hold times from conventional program operations.
- 3. Unlock Bypass Program/Erase commands can be used when the VID is applied to Vpp.


Note: During $\overline{\text{CE}}1$ transitions, $\overline{\text{CE}}2$ = VIH, During $\overline{\text{CE}}2$ transitions, $\overline{\text{CE}}1$ = VIH, In the above waveform $\overline{\text{CE}}$ = $\overline{\text{CE}}1$ or $\overline{\text{CE}}2$

Figure 21. Unlock Bypass Operation Timings



SWITCHING WAVEFORMS

Quad word Accelerated Program



Notes:

- 1. VPP can be left high for subsequent programming pulses.
- 2. Use setup and hold times from conventional program operations.
- 3. Quad word Acelerate program commands can be used when the \mbox{VID} is applied to $\mbox{Vpp}.$

Note: During $\overline{CE}1$ transitions, $\overline{CE}2$ = VIH, During $\overline{CE}2$ transitions, $\overline{CE}1$ = VIH, In the above waveform \overline{CE} = $\overline{CE}1$ or $\overline{CE}2$ Figure 22. Quad word Accelerated Program Operation Timings




Figure 23. Timings for Alternating Between CE1 and CE2 Control

Parameter	Symbol	4	A	4	В	4	С	4	D	Unit
Farameter	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Oiiit
CE1/CE2 Recover Time	tccr	30	-	30	-	30	-	30	-	ns



Table 13. Block Architecture

Bank	Block	CE#1	CE#2	Block Size	(x16) Address Range
	BA2-134	1	0	4 Kwords	3FF000h-3FFFFFh
	BA2-133	1	0	4 Kwords	3FE000h-3FEFFFh
	BA2-132	1	0	4 Kwords	3FD000h-3FDFFFh
	BA2-131	1	0	4 Kwords	3FC000h-3FCFFFh
	BA2-130	1	0	4 Kwords	3FB000h-3FBFFFh
-	BA2-129	1	0	4 Kwords	3FA000h-3FAFFFh
	BA2-128	1	0	4 Kwords	3F9000h-3F9FFFh
	BA2-127	1	0	4 Kwords	3F8000h-3F8FFFh
	BA2-126	1	0	32 Kwords	3F0000h-3F7FFFh
-	BA2-125	1	0	32 Kwords	3E8000h-3EFFFFh
	BA2-124	1	0	32 Kwords	3E0000h-3E7FFFh
	BA2-123	1	0	32 Kwords	3D8000h-3DFFFFh
	BA2-122	1	0	32 Kwords	3D0000h-3D7FFFh
	BA2-121	1	0	32 Kwords	3C8000h-3CFFFFh
	BA2-120	1	0	32 Kwords	3C0000h-3C7FFFh
	BA2-119	1	0	32 Kwords	3B8000h-3BFFFFh
	BA2-118	1	0	32 Kwords	3B0000h-3B7FFFh
Bank 2B	BA2-117	1	0	32 Kwords	3A8000h-3AFFFFh
	BA2-116	1	0	32 Kwords	3A0000h-3A7FFFh
	BA2-115	1	0	32 Kwords	398000h-39FFFFh
	BA2-114	1	0	32 Kwords	390000h-397FFFh
	BA2-113	1	0	32 Kwords	388000h-38FFFFh
	BA2-112	1	0	32 Kwords	380000h-387FFFh
	BA2-111	1	0	32 Kwords	378000h-37FFFFh
	BA2-110	1	0	32 Kwords	370000h-377FFFh
	BA2-109	1	0	32 Kwords	368000h-36FFFFh
	BA2-108	1	0	32 Kwords	360000h-367FFFh
	BA2-107	1	0	32 Kwords	358000h-35FFFFh
	BA2-106	1	0	32 Kwords	350000h-357FFFh
	BA2-105	1	0	32 Kwords	348000h-34FFFFh
	BA2-104	1	0	32 Kwords	340000h-347FFFh
	BA2-103	1	0	32 Kwords	338000h-33FFFFh
	BA2-102	1	0	32 Kwords	330000h-337FFFh
	BA2-101	1	0	32 Kwords	328000h-32FFFFh
	BA2-100	1	0	32 Kwords	320000h-327FFFh
	BA2-99	1	0	32 Kwords	318000h-31FFFFh
	BA2-98	1	0	32 Kwords	310000h-317FFFh
	BA2-97	1	0	32 Kwords	308000h-30FFFFh
	BA2-96	1	0	32 kwords	300000h-307FFFh
	BA2-95	1	0	32 Kwords	2F8000h-2FFFFFh
Bank 2A	BA2-94	1	0	32 Kwords	2F0000h-2F7FFFh
Bank 2A	BA2-93	1	0	32 Kwords	2E8000h-2EFFFFh
	BA2-92	1	0	32 Kwords	2E0000h-2E7FFFh
	BA2-91	1	0	32 Kwords	2D8000h-2DFFFFh



Table 13. Block Architecture

Bank	Block	CE#1	CE#2	Block Size	(x16) Address Range
	BA2-90	1	0	32 Kwords	2D0000h-2D7FFFh
	BA2-89	1	0	32 Kwords	2C8000h-2CFFFFh
	BA2-88	1	0	32 Kwords	2C0000h-2C7FFFh
	BA2-87	1	0	32 Kwords	2B8000h-2BFFFFh
	BA2-86	1	0	32 Kwords	2B0000h-2B7FFFh
	BA2-85	1	0	32 Kwords	2A8000h-2AFFFFh
	BA2-84	1	0	32 Kwords	2A0000h-2A7FFFh
	BA2-83	1	0	32 Kwords	298000h-29FFFFh
	BA2-82	1	0	32 Kwords	290000h-297FFh
	BA2-81	1	0	32 Kwords	288000h-28FFFFh
	BA2-80	1	0	32 Kwords	280000h-287FFFh
	BA2-79	1	0	32 Kwords	278000h-27FFFh
	BA2-78	1	0	32 Kwords	270000h-277FFFh
	BA2-77	1	0	32 Kwords	268000h-26FFFFh
	BA2-76	1	0	32 Kwords	260000h-267FFFh
	BA2-75	1	0	32 Kwords	258000h-25FFFFh
	BA2-74	1	0	32 Kwords	250000h-257FFFh
	BA2-73	1	0	32 Kwords	248000h-24FFFh
	BA2-72	1	0	32 Kwords	240000h-247FFh
	BA2-71	1	0	32 Kwords	238000h-23FFFFh
	BA2-70	1	0	32 Kwords	230000h-237FFFh
Bank 2A	BA2-69	1	0	32 Kwords	228000h-22FFFFh
	BA2-68	1	0	32 Kwords	220000h-227FFFh
	BA2-67	1	0	32 Kwords	218000h-21FFFFh
	BA2-66	1	0	32 Kwords	210000h-217FFFh
	BA2-65	1	0	32 Kwords	208000h-20FFFFh
	BA2-64	1	0	32 Kwords	200000h-207FFFh
	BA2-63	1	0	32 Kwords	1F8000h-1FFFFFh
	BA2-62	1	0	32 Kwords	1F0000h-1F7FFFh
	BA2-61	1	0	32 Kwords	1E8000h-1EFFFFh
	BA2-60	1	0	32 Kwords	1E0000h-1E7FFFh
	BA2-59	1	0	32 Kwords	1D8000h-1DFFFFh
	BA2-58	1	0	32 Kwords	1D0000h-1D7FFFh
	BA2-57	1	0	32 Kwords	1C8000h-1CFFFFh
	BA2-56	1	0	32 Kwords	1C0000h-1C7FFFh
	BA2-55	1	0	32 Kwords	1B8000h-1BFFFFh
	BA2-54	1	0	32 Kwords	1B0000h-1B7FFFh
	BA2-53	1	0	32 Kwords	1A8000h-1AFFFFh
	BA2-52	1	0	32 Kwords	1A0000h-1A7FFFh
	BA2-51	1	0	32 Kwords	198000h-19FFFFh
	BA2-50	1	0	32 Kwords	190000h-197FFh
	BA2-49	1	0	32 Kwords	188000h-18FFFFh
	BA2-48	1	0	32 Kwords	180000h-187FFFh
	BA2-47	1	0	32 Kwords	178000h-17FFFFh



Table 13. Block Architecture

Bank	Block	CE#1	CE#2	Block Size	(x16) Address Range
	BA2-46	1	0	32 Kwords	170000h-177FFFh
	BA2-45	1	0	32 Kwords	168000h-16FFFFh
	BA2-44	1	0	32 Kwords	160000h-167FFFh
	BA2-43	1	0	32 Kwords	158000h-15FFFFh
	BA2-42	1	0	32 Kwords	150000h-157FFFh
	BA2-41	1	0	32 Kwords	148000h-14FFFFh
	BA2-40	1	0	32 Kwords	140000h-147FFFh
	BA2-39	1	0	32 Kwords	138000h-13FFFFh
	BA2-38	1	0	32 Kwords	130000h-137FFFh
	BA2-37	1	0	32 Kwords	128000h-12FFFFh
	BA2-36	1	0	32 Kwords	120000h-127FFFh
	BA2-35	1	0	32 Kwords	118000h-11FFFFh
	BA2-34	1	0	32 Kwords	110000h-117FFFh
	BA2-33	1	0	32 Kwords	108000h-10FFFFh
	BA2-32	1	0	32 Kwords	100000h-107FFFh
	BA2-31	1	0	32 Kwords	0F8000h-0FFFFh
	BA2-30	1	0	32 Kwords	0F0000h-0F7FFFh
	BA2-29	1	0	32 Kwords	0E8000h-0EFFFh
	BA2-28	1	0	32 Kwords	0E0000h-0E7FFFh
	BA2-27	1	0	32 Kwords	0D8000h-0DFFFFh
	BA2-26	1	0	32 Kwords	0D0000h-0D7FFFh
	BA2-25	1	0	32 Kwords	0C8000h-0CFFFFh
Bank 2A	BA2-24	1	0	32 Kwords	0C0000h-0C7FFh
	BA2-23	1	0	32 Kwords	0B8000h-0BFFFFh
	BA2-22	1	0	32 Kwords	0B0000h-0B7FFFh
	BA2-21	1	0	32 Kwords	0A8000h-0AFFFFh
	BA2-20	1	0	32 Kwords	0A0000h-0A7FFFh
	BA2-19	1	0	32 Kwords	098000h-09FFFh
	BA2-18	1	0	32 Kwords	090000h-097FFh
	BA2-17	1	0	32 Kwords	088000h-08FFFFh
	BA2-16	1	0	32 Kwords	080000h-087FFFh
	BA2-15	1	0	32 Kwords	078000h-07FFFh
	BA2-14	1	0	32 Kwords	070000h-077FFFh
	BA2-13	1	0	32 Kwords	068000h-06FFFh
	BA2-12	1	0	32 Kwords	060000h-067FFh
	BA2-11	1	0	32 Kwords	058000h-05FFFh
	BA2-10	1	0	32 Kwords	050000h-057FFFh
	BA2-9	1	0	32 Kwords	048000h-04FFFFh
	BA2-8	1	0	32 Kwords	040000h-047FFFh
	BA2-7	1	0	32 Kwords	038000h-03FFFFh
	BA2-6	1	0	32 Kwords	030000h-037FFFh
	BA2-5	1	0	32 Kwords	028000h-02FFFFh
	BA2-4	1	0	32 Kwords	020000h-027FFFh
	BA2-3	1	0	32 Kwords	018000h-01FFFFh
	BA2-2	1	0	32 Kwords	010000h-017FFFh



Table 13. Block Architecture

Bank	Block	CE#1	CE#2	Block Size	(x16) Address Range
D 104	BA2-1	1	0	32 Kwords	008000h-00FFFFh
Bank 2A	BA2-0	1	0	32 Kwords	000000h-007FFFh
	BA1-134	0	1	32 Kwords	3F8000h-3FFFFFh
	BA1-133	0	1	32 Kwords	3F0000h-3F7FFFh
	BA1-132	0	1	32 Kwords	3E8000h-3EFFFFh
	BA1-131	0	1	32 Kwords	3E0000h-3E7FFFh
	BA1-130	0	1	32 Kwords	3D8000h-3DFFFFh
	BA1-129	0	1	32 Kwords	3D0000h-3D7FFFh
	BA1-128	0	1	32 Kwords	3C8000h-3CFFFFh
	BA1-127	0	1	32 Kwords	3C0000h-3C7FFFh
	BA1-126	0	1	32 Kwords	3B8000h-3BFFFFh
	BA1-125	0	1	32 Kwords	3B0000h-3B7FFFh
	BA1-124	0	1	32 Kwords	3A8000h-3AFFFFh
	BA1-123	0	1	32 Kwords	3A0000h-3A7FFFh
	BA1-122	0	1	32 Kwords	398000h-39FFFFh
	BA1-121	0	1	32 Kwords	390000h-397FFFh
	BA1-120	0	1	32 Kwords	388000h-38FFFFh
	BA1-119	0	1	32 Kwords	380000h-387FFFh
	BA1-118	0	1	32 Kwords	378000h-37FFFFh
	BA1-117	0	1	32 Kwords	370000h-377FFFh
	BA1-116	0	1	32 Kwords	368000h-36FFFFh
	BA1-115	0	1	32 Kwords	360000h-367FFh
	BA1-114	0	1	32 Kwords	358000h-35FFFFh
Bank 1B	BA1-113	0	1	32 Kwords	350000h-357FFFh
	BA1-112	0	1	32 Kwords	348000h-34FFFFh
	BA1-111	0	1	32 Kwords	340000h-347FFFh
	BA1-110	0	1	32 Kwords	338000h-33FFFFh
	BA1-109	0	1	32 Kwords	330000h-337FFFh
	BA1-108	0	1	32 Kwords	328000h-32FFFFh
	BA1-107	0	1	32 Kwords	320000h-327FFFh
	BA1-106	0	1	32 Kwords	318000h-31FFFFh
	BA1-105	0	1	32 Kwords	310000h-317FFFh
	BA1-104	0	1	32 Kwords	308000h-30FFFFh
	BA1-103	0	1	32 Kwords	300000h-307FFFh
	BA1-102	0	1	32 Kwords	2F8000h-2FFFFFh
	BA1-101	0	1	32 Kwords	2F0000h-2F7FFFh
	BA1-100	0	1	32 Kwords	2E8000h-2EFFFFh
	BA1-99	0	1	32 Kwords	2E0000h-2E7FFFh
	BA1-98	0	1	32 Kwords	2D8000h-2DFFFFh
	BA1-97	0	1	32 Kwords	2D0000h-2D7FFFh
	BA1-96	0	1	32 Kwords	2C8000h-2CFFFFh
	BA1-95	0	1	32 Kwords	2C0000h-2C7FFFh
	BA1-94	0	1	32 Kwords	2B8000h-2BFFFFh
	BA1-93	0	1	32 Kwords	2B0000h-2B7FFFh
	BA1-92	0	1	32 Kwords	2A8000h-2AFFFFh



Table 13. Block Architecture

Bank	Block	CE#1	CE#2	Block Size	(x16) Address Range
	BA1-91	0	1	32 Kwords	2A0000h-2A7FFFh
	BA1-90	0	1	32 Kwords	298000h-29FFFFh
	BA1-89	0	1	32 Kwords	290000h-297FFFh
	BA1-88	0	1	32 Kwords	288000h-28FFFFh
	BA1-87	0	1	32 Kwords	280000h-287FFFh
	BA1-86	0	1	32 Kwords	278000h-27FFFFh
	BA1-85	0	1	32 Kwords	270000h-277FFFh
	BA1-84	0	1	32 Kwords	268000h-26FFFFh
	BA1-83	0	1	32 Kwords	260000h-267FFFh
	BA1-82	0	1	32 Kwords	258000h-25FFFFh
	BA1-81	0	1	32 Kwords	250000h-257FFFh
	BA1-80	0	1	32 Kwords	248000h-24FFFFh
	BA1-79	0	1	32 Kwords	240000h-247FFFh
	BA1-78	0	1	32 Kwords	238000h-23FFFFh
	BA1-77	0	1	32 Kwords	230000h-237FFFh
	BA1-76	0	1	32 Kwords	228000h-22FFFFh
	BA1-75	0	1	32 Kwords	220000h-227FFFh
	BA1-74	0	1	32 Kwords	218000h-21FFFFh
	BA1-73	0	1	32 Kwords	210000h-217FFFh
	BA1-72	0	1	32 Kwords	208000h-20FFFFh
	BA1-71	0	1	32 Kwords	200000h-207FFFh
	BA1-70	0	1	32 Kwords	1F8000h-1FFFFFh
Bank 1B	BA1-69	0	1	32 Kwords	1F0000h-1F7FFFh
	BA1-68	0	1	32 Kwords	1E8000h-1EFFFFh
	BA1-67	0	1	32 Kwords	1E0000h-1E7FFFh
	BA1-66	0	1	32 Kwords	1D8000h-1DFFFFh
	BA1-65	0	1	32 Kwords	1D0000h-1D7FFFh
	BA1-64	0	1	32 Kwords	1C8000h-1CFFFFh
	BA1-63	0	1	32 Kwords	1C0000h-1C7FFFh
	BA1-62	0	1	32 Kwords	1B8000h-1BFFFFh
	BA1-61	0	1	32 Kwords	1B0000h-1B7FFFh
	BA1-60	0	1	32 Kwords	1A8000h-1AFFFFh
	BA1-59	0	1	32 Kwords	1A0000h-1A7FFFh
	BA1-58	0	1	32 Kwords	198000h-19FFFFh
	BA1-57	0	1	32 Kwords	190000h-197FFFh
	BA1-56	0	1	32 Kwords	188000h-18FFFFh
	BA1-55	0	1	32 Kwords	180000h-187FFFh
	BA1-54	0	1	32 Kwords	178000h-17FFFFh
	BA1-53	0	1	32 Kwords	170000h-177FFFh
	BA1-52	0	1	32 Kwords	168000h-16FFFFh
	BA1-51	0	1	32 Kwords	160000h-167FFFh
	BA1-50	0	1	32 Kwords	158000h-15FFFFh
	BA1-49	0	1	32 Kwords	150000h-157FFFh
	BA1-48	0	1	32 Kwords	148000h-14FFFFh
	BA1-47	0	1	32 Kwords	140000h-147FFFh



Preliminary MCP MEMORY

Table 13	able 13. Block Architecture									
Bank	Block	CE#1	CE#2	Block Size	(x16) Address Range					
	BA1-46	0	1	32 Kwords	138000h-13FFFFh					
	BA1-45	0	1	32 Kwords	130000h-137FFFh					
	BA1-44	0	1	32 Kwords	128000h-12FFFFh					
Bank 1B	BA1-43	0	1	32 Kwords	120000h-127FFFh					
Dalik ID	BA1-42	0	1	32 Kwords	118000h-11FFFFh					
	BA1-41	0	1	32 Kwords	110000h-117FFFh					
	BA1-40	0	1	32 Kwords	108000h-10FFFFh					
	BA1-39	0	1	32 Kwords	100000h-107FFFh					
	BA1-38	0	1	32 Kwords	0F8000h-0FFFFFh					
	BA1-37	0	1	32 Kwords	0F0000h-0F7FFFh					
	BA1-36	0	1	32 Kwords	0E8000h-0EFFFFh					
	BA1-35	0	1	32 Kwords	0E0000h-0E7FFFh					
	BA1-34	0	1	32 Kwords	0D8000h-0DFFFFh					
	BA1-33	0	1	32 Kwords	0D0000h-0D7FFFh					
	BA1-32	0	1	32 Kwords	0C8000h-0CFFFFh					
	BA1-31	0	1	32 Kwords	0C0000h-0C7FFFh					
	BA1-30	0	1	32 Kwords	0B8000h-0BFFFFh					
	BA1-29	0	1	32 Kwords	0B0000h-0B7FFFh					
	BA1-28	0	1	32 Kwords	0A8000h-0AFFFFh					
	BA1-27	0	1	32 Kwords	0A0000h-0A7FFFh					
	BA1-26	0	1	32 Kwords	098000h-09FFFFh					
	BA1-25	0	1	32 Kwords	090000h-097FFh					
	BA1-24	0	1	32 Kwords	088000h-08FFFFh					
	BA1-23	0	1	32 Kwords	080000h-087FFFh					
	BA1-22	0	1	32 Kwords	078000h-07FFFFh					
	BA1-21	0	1	32 Kwords	070000h-077FFFh					
	BA1-20	0	1	32 Kwords	068000h-06FFFFh					
Bank 1A	BA1-19	0	1	32 Kwords	060000h-067FFh					
	BA1-18	0	1	32 Kwords	058000h-05FFFFh					
	BA1-17	0	1	32 Kwords	050000h-057FFFh					
	BA1-16	0	1	32 Kwords	048000h-04FFFFh					
	BA1-15	0	1	32 Kwords	040000h-047FFFh					
	BA1-14	0	1	32 Kwords	038000h-03FFFFh					
	BA1-13	0	1	32 Kwords	030000h-037FFFh					
	BA1-12	0	1	32 Kwords	028000h-02FFFFh					
	BA1-11	0	1	32 Kwords	020000h-027FFFh					
	BA1-10	0	1	32 Kwords	018000h-01FFFFh					
	BA1-9	0	1	32 Kwords	010000h-017FFFh					
	BA1-8	0	1	32 Kwords	008000h-00FFFFh					
	BA1-7	0	1	4 Kwords	007000h-007FFFh					
	BA1-6	0	1	4 Kwords	006000h-006FFFh					
	BA1-5	0	1	4 Kwords	005000h-005FFFh					
	BA1-4	0	1	4 Kwords	004000h-004FFFh					
	BA1-3	0	1	4 Kwords	003000h-003FFFh					
	BA1-3	0	1	4 Kwords	002000h-002FFFh					
	BA1-1	0	1	4 Kwords	001000h-001FFFh					
	BA1-0	0	1	4 Kwords	000000h-000FFFh					




32Mb(2Mx16) C-die Page Mode UtRAM



POWER UP SEQUENCE

- 1. Apply power.
- 2. Maintain stable power(Vcc min.=2.7V) for a minimum 200µs with CS1=high.or CS2=low.


TIMING WAVEFORM OF POWER UP(1) (CS1 controlled)



POWER UP(1)

1. After Vcc reaches Vcc(Min.), wait $200\mu s$ with $\overline{CS}1$ high. Then the device gets into the normal operation.

TIMING WAVEFORM OF POWER UP(2) (CS2 controlled)



POWER UP(2)

1. After Vcc reaches Vcc(Min.), wait 200 μs with CS2 low. Then the device gets into the normal operation.



FUNCTIONAL DESCRIPTION

CS ₁	CS2	OE	WE	LB	UB	DQ1~8	DQ9~1	Mode	Power
Н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

^{1.} X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6V	V
Power Dissipation	Po	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-25 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	2.9	3.1	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	-0.23)	-	0.6	V

- 1. Ta=-25 to 85°C, otherwise specified.
- Overshoot: Vcc+1.0V in case of pulse width ≤20ns.
 Undershoot: -1.0V in case of pulse width ≤20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾(f=1MHz, Ta=25°C)

Item	Symbol	Test Condition	Min Max		Unit
Input capacitance	CIN	Vin=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Typ ¹⁾	Max	Unit
Input leakage current	Ι⊔	VIN=Vss to Vcc		-	1	μΑ
Output leakage current	llo	ILO $\overline{\text{CS}}_1=\text{VIH or CS}_2=\text{VIL or }\overline{\text{OE}}=\text{VIH or }\overline{\text{WE}}=\text{VIL or }\overline{\text{LB}}=\overline{\text{UB}}=\text{VIH},$ VIO=VSS to VCC		-	1	μА
Average operating current	Icc1	Cycle time=1 μ s, 100% duty, Iio=0mA, \overline{CS} 1 \leq 0.2V, $\overline{LB}\leq$ 0.2V or/and $\overline{UB}\leq$ 0.2V, $\overline{CS}_2\geq$ Vcc-0.2V, \overline{V} Iio \leq 0.2V or \overline{V} Iio \leq 0.2V		-	7	mA
	ICC2	Cycle time=Min, IIo=0mA, 100% duty, \overline{CS} 1=VIL, \overline{CS} 2=VIH, \overline{LB} =VIL or/and \overline{UB} =VIL, \overline{VIN} =VIL or VIH	-		35	mA
Output low voltage	Vol	IoL=2.1mA	-	-	0.4	V
Output high voltage	Vон	IOH=-1.0mA	2.4	-	ı	V
Standby Current(CMOS)	ISB1 ²⁾	Other inputs = $0 \sim Vcc$ 1) $\overline{CS}_1 \geq Vcc-0.2V$, $CS_2 \leq Vcc-0.2V$ (\overline{CS}_1 controlled) or 2) $0V \leq CS_2 \leq 0.2V$ (CS_2 controlled)	-	-	100	μА

^{1.} Typical values are tested at Vcc=2.9V, Ta=25°C and not guaranteed.




^{2.} ISB1 is measured after 60ms from the time when standby mode is set up.

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V

Output load: CL=50pF



AC CHARACTERISTICS(Vcc=2.7~3.1V, TA=-25 to 85°C)


Parameter List			Spee	Units	
		Symbol	70ns ¹⁾		
			Min	Max	
Read	Read Cycle Time	trc	70	-	ns
	Address Access Time	taa	-	70	ns
	Chip Select to Output	tco	-	70	ns
	Output Enable to Valid Output	toe	-	35	ns
	UB, LB Access Time	tBA	-	70	ns
	Chip Select to Low-Z Output	tLZ	10	-	ns
	UB, LB Enable to Low-Z Output	tBLZ	10	-	ns
	Output Enable to Low-Z Output	toLz	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	25	ns
	UB, LB Disable to High-Z Output	tвнz	0	25	ns
	Output Disable to High-Z Output	tonz	0	25	ns
	Output Hold from Address Change	toн	3	-	ns
	Page Cycle	tPC	25	-	ns
	Page Access Time	t _{PA}	-	20	ns
Write	Write Cycle Time	twc	70	-	ns
	Chip Select to End of Write	tcw	60	-	ns
	Address Set-up Time	tas	0	-	ns
	Address Valid to End of Write	taw	60	-	ns
	UB, LB Valid to End of Write	tBW	60	-	ns
	Write Pulse Width	twp	55 ¹⁾	-	ns
	Write Recovery Time	twr	0	-	ns
	Write to Output High-Z	twnz	0	25	ns
	Data to Write Time Overlap	tow	30	-	ns
	Data Hold from Write Time	tDH	0	-	ns
	End Write to Output Low-Z	tow	5	-	ns

^{1.} tWC(min)=90ns or tWP(min)=70ns for continuous write operation over 50 times.




TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, $\overline{CS} = \overline{OE} = VIL$, $\overline{WE} = VIH$, \overline{UB} or/and $\overline{LB} = VIL$)



TIMING WAVEFORM OF READ CYCLE(2)(WE=VIH)




TIMING WAVEFORM OF PAGE CYCLE(READ ONLY)




- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
- 3. tOE(max) is met only when \overline{OE} becomes enabled after tAA(max).
- 4. If invalid address signals shorter than min. tRC are continuously repeated for over 4us, the device needs a normal read timing(tRC) or needs to sustain standby state for min. tRC at least once in every 4us.




TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low $\overline{CS}1$ and low \overline{WE} . A write begins when $\overline{CS}1$ goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transsition when $\overline{\text{CS}}1$ goes high and $\overline{\text{WE}}$ goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the $\overline{CS}1$ going low to the end of write.

 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn is applied in case a write ends with $\overline{\text{CS}}$ 1 or $\overline{\text{WE}}$ going high.



PACKAGE DIMENSION

