

M28945

ZipWirePlus™

**G.shdsl/HDSL1/HDSL2/IDSL/SDSL Transceiver
with Embedded Microprocessor**

Data Sheet

Ordering Information

Marketing Name	Description	Package	Ambient Temperature Range
M28945-33	DSP/Framer	176-pin LQFP	-40 °C to +85 °C
M28945-13	DSP/Framer	13 × 13 mm FBGA	-40 °C to +85 °C

Revision History

Revision	Level	Date	Description
A	Advance	June 2000	Initial release.
B	Advance	August 2000	Added copyright information to footer on front page. No technical information was changed.
C	Advance	January 2001	Updated pin-out and description Major overhaul to reflect M28945 functionality
D	Advance	January 2001	Added marketing number to front page. No technical information was changed.
A	Preliminary	May 2001	New document number 500054A. Formerly known as 101083D.
B	Preliminary	October 2001	New document number 500054B. Document 500054B was separated into two documents. This document contains the hardware information. See <i>M28945 ZipWirePlus G.shdsl Transceiver with Embedded Microprocessor Programmer Reference Manual</i> for the software information. Deleted LGA package information.
C	Preliminary	November 2002	Removed erroneous operation modes.
D	Preliminary	November 2002	Corrected figures and tables.
E	Preliminary	August 2003	Removed the references to AFE from the document
A	Preliminary	April 2003	Assigned new document number 28945-DSH-001-A
B	Preliminary	Sept 2003	Revised DSL/PCM rates
C	Preliminary	Dec 2004	Added Enhanced G.shdsl, IDSL NT, ATM 4-wire mode and Unframed 4-wire mode.

© 2003, 2004 Mindspeed Technologies™, Inc. All rights reserved.

Information in this document is provided in connection with Mindspeed Technologies™ ("Mindspeed™") products. These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Except as provided in Mindspeed's Terms and Conditions of Sale for such products or in any separate agreement related to this document, Mindspeed assumes no liability whatsoever. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.

Preliminary Information

This document contains information on a new product. The parametric information, although not fully characterized, is the result of testing initial devices.


M28945

ZipWirePlus™ G.shdsl Transceiver with Embedded Microprocessor

Multimode Operation: G.shdsl, HDSL1, HDSL2, IDSL NT, and SDSL

The ZipWirePlus device from Mindspeed provides a complete low cost and low power solution for both Central Office and Remote Terminal Applications. The device can be configured to operate in G.shdsl 2-wire/4-wire, HDSL1, HDSL2 and SDSL with Autobaud. The ZipWirePlus also supports Enhanced G.shdsl payload data rates (192 Kbps to 5696 kbps), lower bit rates (Payload rate 64 kbps & 128 Kbps using Proprietary Coding) and IDSL NT. The Zipwireplus device supports two independent PCM interfaces as well as 2X operation at rates up to 4624 kbps, permitting the reliable transmission of two T1/E1 circuits over a single copper pair. All modes are supported by a single hardware circuit (i.e., one transformer, crystal, and hybrid) and can be configured in real time via software control.

Functional Block Diagram



Distinguishing Features

- Highly integrated solution including framer, microprocessor, ROM/RAM, frequency synthesizer and DSP.
- Multimode operation including:
 - ITU-T G.shdsl including Annex F (ITU-T G.991.2)
 - ITU-T G.handshake (ITU-T G.994.1)
 - HDSL2 (ANSI T1.418)
 - SDSL/2B1Q (AutoBaud)
 - HDSL (ITU-T G.991.1, ETSI 101 135 and ANSI TR-28)
 - IDSL NT (T1.601-1999, ETSI TS 101 080 V1.3.1)
- Dual-Bearer operation supporting two independent full-rate T1/E1 interfaces allowing simultaneous transmission at 2x T1/E1 rates
- Dual-Bearer operation compliant with G.991.2 Annex E
- Low power consumption
- Two packaging options for high density and manufacturability
 - DSP/Framer = 176-pin LQFP
 - DSP/ Framer = 13 x 13 FPBGA
- Embedded microprocessor for autonomous operation and EOC processing
- Data rates from 64 kbps to 5.696 Mbps in 8 kbps increments
- 64 kbps & 128 kbps proprietary modes
- Interoperable with ZipWire 2B1Q transceivers including AutoBaud
- Simultaneous operation of UTOPIA Level 2 and PCM interfaces
- Central office (COT) and remote (RT) operation
- Glueless interface to popular microprocessors
- Single hardware circuit supports all speeds and modes of operation
- +1.8 V, +3.3 V, and +12 V power supplies
- JTAG boundary scan
- Operation over full industrial temperature range (-40 to +85 °C)

Embedded Microprocessor

The ZipWirePlus chip set includes an embedded microprocessor and a full suite of software that facilitate speedy and simplified development of systems compliant with all applicable ITU, ANSI, and ETSI standards. The embedded microprocessor and software handle the EOC processing and many other functions often delegated to an external host controller in competing solutions, greatly reducing software porting efforts and eliminating real-time processing requirements for an external host controller. The host controls the ZipWirePlus through a simple and well-defined software API common to all devices in the ZipWire family.

Dual-Bearer Operation

The ZipWirePlus M28945 chip set supports two independent T1/E1 interfaces to the internal framer. Once configured, the framer integrates these data streams as defined by Annex E of the G.991.2 standard. These two T1/E1 signals must be time-synchronized. Supporting data rates up to 4624 kbps, the M28946 permits the doubling of local loop utilization by transmitting two T1/E1s over a single pair. Multi-pair operation is also supported.

Applications

- DSL-enabled Customer Premise Equipment (CPE)
- Integrated Access Devices (IADs)
- Digital Subscriber Line Access Multiplexers (DSLAMs)
- N-Channel DAML and Voice Pairgain Systems
- N x 64 K Data Transport
- Remote LAN Access
- T1 and E1 HDSL-enabled Transport Systems

Applications

- DSL-enabled Customer Premise Equipment (CPE)
- Integrated Access Devices (IADs)
- Digital Subscriber Line Access Multiplexers (DSLAMs)
- N-Channel DAML and Voice Pair Gain Systems
- N x 64 K Data Transport
- Remote LAN Access
- T1 and E1 HDSL-enabled Transport Systems
- Cellular Base Station Data Links
- Campus Modems
- Data, Voice, and Video Transport Systems

Contents

Contents	v
Figures.....	viii
Tables	x
1.0 System Overview	1-1
1.1 Introduction	1-1
1.2 ZipWirePlus Transceiver/Framer Functional Summary	1-2
1.2.1 ZipWirePlus Microprocessor Functional Summary	1-3
1.2.2 ZipWirePlus DSP Functional Summary.....	1-3
1.2.3 ZipWirePlus DSL Framer Functional Summary	1-5
1.2.4 ZipWirePlus ATM PHY Transmission Convergence Functional Summary	1-6
1.3 ZipWirePlus Transmit Data Path.....	1-7
1.4 ZipWirePlus Receive Data Path	1-8
2.0 Application Interfaces.....	2-1
2.1 Single Device Configurations.....	2-1
2.2 Multidevice Configurations.....	2-2
2.3 Multipair DSL Framer Configuration.....	2-3
2.4 Framer Transparent Mode	2-6
2.5 ZipWirePlus Transceiver/Framer to Bt8370 T1/E1 Interface.....	2-6
2.6 DSL Framer to Bt8474 Interface	2-7
2.7 IDSL NT.....	2-7
2.8 ATM 4-wire mode.....	2-8
2.9 Unframed PCM 4-wire Mode	2-11
2.10 Dual Bearer Mode – Framed PCM and Unframed Narrowband Application.....	2-13
3.0 ZipWirePlus Clocking Architecture	3-1
3.1 Clocking Architecture Overview	3-1
3.1.1 M28945 Clocking Architecture Implementation.....	3-1
3.2 HTU-C Clocking Modes	3-3
3.2.1 Plesiosynchronous Mode.....	3-3
3.2.2 Plesiosynchronous Mode with External Clock Reference.....	3-4
3.2.3 Synchronous Mode.....	3-4
3.2.3.1 Synchronous Slave Transmit Data Clock	3-5
3.2.3.2 Synchronous Master Transmit Data Clock	3-5
3.3 Clocking Modes for HTU-R Applications.....	3-6
3.3.1 Independent Transmit/Receive PCM Clocks	3-6
3.3.2 PCM Loop Timed Clocking Mode.....	3-6
4.0 ZipWirePlus Framer Detailed Description	4-1
4.1 Distinguishing Features	4-1
4.2 Common Functions.....	4-2
4.2.1 Data FIFO.....	4-2

4.2.2	Two-Frame Receive Slip Buffer	4-2
4.3	DSL Section.....	4-3
4.3.1	General DSL Function	4-3
4.3.1.1	CRC Generator	4-3
4.3.1.2	Scrambler/ Descrambler	4-3
4.3.1.3	Auxiliary Channel.....	4-3
4.3.1.4	RX DSL Reference Phase Measurement	4-4
4.3.2	DSL Receiver Functionality	4-4
4.3.2.1	DSL Receiver Sync Detector (DSD)	4-4
4.3.2.2	DSL Receiver Tip/Ring Reversal Detection.....	4-4
4.3.3	DSL Transmitter Functionality	4-5
4.3.3.1	DSL Transmit Stuffing Generator	4-5
4.4	PCM Section.....	4-6
4.4.1	PCM Interface	4-6
4.4.2	System Bus Timing	4-7
4.4.3	General PCM Functions	4-11
4.4.3.1	CRC Generator	4-11
4.4.3.2	Insert/Drop.....	4-11
4.4.4	PCM Receiver	4-11
4.4.5	PCM Transmitter.....	4-12
4.5	Narrowband Port	4-12
4.6	ATM-TC and UTOPIA Level 1/2 Interface	4-12
4.7	Test and Diagnostics.....	4-15
4.7.1	Performance Monitoring	4-15
4.7.2	PRBS and BER Meter	4-15
5.0	Hardware Interfaces	5-1
5.1	ZipWirePlus Clocks.....	5-1
5.2	Driving the Crystal Amplifier Directly.....	5-2
5.3	Configuration Pins.....	5-2
5.4	Internal 8051 Communication Interfaces	5-3
5.4.1	Host Port RAM Interface	5-3
5.4.1.1	Host Port Hardware Implementation	5-3
5.4.2	Host Port Timing.....	5-4
5.4.2.1	Host Port Write Cycle Timing	5-4
5.4.2.2	Host Port Read Cycle Timing	5-5
5.5	Test and Diagnostic Interface (JTAG).....	5-6
6.0	Pin Descriptions.....	6-1
6.1	ZipWirePlus Pin Assignments.....	6-1
6.1.1	ZipWirePlus Transceiver/Framer Pin Assignments	6-2
6.2	ZipWirePlus Signal Descriptions	6-4
6.2.1	ZipWirePlus Transceiver/Framer Signal Descriptions	6-4
7.0	Electrical and Mechanical Specifications	7-1
7.1	Specifications for the ZipWirePlus Transceiver/ Framer	7-1
7.1.1	Recommended Operating Conditions.....	7-1

7.1.2	Recommended Power Sequencing with M28927.....	7-2
7.1.3	Absolute Maximum Ratings.....	7-2
7.2	Thermal Characteristics	7-3
7.2.1	ZipWirePlus Transceiver/Framer	7-3
7.3	Specifications for ZipWirePlus Transceiver/Framer Only	7-4
7.3.1	Power Dissipation	7-4
7.3.2	DC Characteristics.....	7-4
7.3.3	Host Port RAM Interface Timing.....	7-5
7.3.4	DSL Framer Timing Requirements	7-7
7.3.5	DSL Framer Switching Characteristics	7-8
7.3.6	UTOPIA Interface Timing	7-9
7.4	Mechanical Specifications.....	7-13
7.4.1	The 13 x 13 mm FPBGA	7-13
7.4.2	176-Pin LQFP	7-14
8.0	Appendix A - Power Consumption	8-1
9.0	Appendix B – IDSL Frame Structure.....	8-3
10.0	Appendix B - G.Shdsl Transmit PSD Masks	10-1
10.1	Annex A	10-1
10.1.1	Symmetric	10-1
10.1.2	Asymmetric	10-1
10.2	Annex B10-2	10-2
10.2.1	Symmetric	10-2
10.2.2	Asymmetric	10-2
11.0	Appendix C - Surface Mount Application Note–FPBGA Package Family	11-1
11.1	Purpose 11-1	
11.2	Solder Pad Geometry.....	11-1
11.3	Solder Stencil Determination.....	11-3
11.4	Solder Reflow Profile	11-3
12.0	Appendix D - Surface Mount Application Note– ELQFP Package Family	12-1
12.1	Purpose 12-1	
12.2	Center Pad Geometry.....	12-1
12.3	Solder Stencil Determination.....	12-2
12.4	Solder Reflow Profile	12-2
13.0	Appendix E - Acronyms and Abbreviations	13-1

Figures


Figure 1-1. High Level Functional Diagram.....	1-1
Figure 1-2. ZipWirePlus Transceiver/Framer Detailed Block Diagram	1-2
Figure 1-3. ZipWirePlus DSP Detailed Block Diagram	1-4
Figure 1-4. DSL Framer Detailed Block Diagram.....	1-5
Figure 1-5. ATM PHY TC Functional Block Diagram	1-6
Figure 1-6. Detailed Transmit Data Path Block Diagram.....	1-7
Figure 1-7. Detailed Receive Data Path Block Diagram	1-8
Figure 2-1. Single Pair Hardware Configuration Using Host Port	2-1
Figure 2-2. Master Multipair Hardware Configuration.....	2-2
Figure 2-3. Multipair Configuration—PCM Bused	2-4
Figure 2-4. Multipair Configuration—PCM Cascade.....	2-5
Figure 2-5. ZipWirePlus Transceiver/Framer to Bt8370 T1/E1 Interface	2-6
Figure 2-6. DSL Framer to Bt8474 Interface Diagram.....	2-7
Figure 2-7 IDSL NT mode Diagram.....	2-8
Figure 2-8 ATM G.shdsl 4-wire mode Diagram.....	2-10
Figure 2-9 Unframed PCM 4-wire mode with the Application providing the clock to the ZipWirePlus device.....	2-11
Figure 2-10 Unframed PCM 4-wire mode with the Application sourcing the clock from the ZipWirePlus device.....	2-12
Figure 2-11 Dual Bearer – Framed PCM & Unframed Narrowband Mode Diagram.....	2-13
Figure 3-1. Plesiosynchronous Mode Block Diagram	3-3
Figure 3-2. Pesiosynchronous Mode Block Diagram	3-4
Figure 3-3. Synchronous Slave Transmit Data Clock.....	3-5
Figure 3-4. Synchronous Master Transmit Data Clock	3-5
Figure 3-5. Synchronous PCM Loop Timed Clocking Mode	3-6
Figure 4-1. DSL Auxiliary Channel Timing	4-3
Figure 4-2. DSD Synchronization State Machine.....	4-4
Figure 4-3. Integrated Slip Buffer and System Bus Interface	4-6
Figure 4-4. 1,544 Kbps System Bus Timing.....	4-7
Figure 4-5. 2,048 Kbps System Bus Timing	4-8
Figure 4-6. Clock Edge Options	4-9
Figure 4-7. System Bus Clock Rate Greater than Payload Rate	4-10
Figure 4-8. Insert/Drop Timing Diagram.....	4-11
Figure 4-9. Integrated One Port of RS8228 with xDSL Framer	4-14
Figure 4-10 PRBS/BER Meter Module	4-16
Figure 4-11. BER Measurement Timing	4-16
Figure 5-1. Differential Crystal Amplifier Configuration.....	5-1
Figure 5-2. Direct Clock Connection.....	5-2
Figure 5-3. Host Port Interface Block Diagram—Host Port Side.....	5-3
Figure 5-4. Host Port Write Cycle Timing	5-4
Figure 5-5. Host Port Read Cycle Timing	5-5
Figure 7-1. Host Port Write Cycle Timing	7-5
Figure 7-2. Host Port Read Cycle Timing	7-6
Figure 7-3. Input Clock Requirements.....	7-7

Figure 7-4. Input Setup and Hold Requirements	7-7
Figure 7-5. Output Characteristics.....	7-8
Figure 7-6. UTOPIA Transmit Timing Diagram.....	7-9
Figure 7-7. UTOPIA Receive Timing Diagram.....	7-11
Figure 7-8. Package Outline for 13 x 13 FPBGA	7-13
Figure 7-9. Mechanical Drawing 176-Pin LQFP	7-14
Figure 9-1 IDSL Frame Structure.....	8-4
Figure 11-1: Recommended SMD Pad Geometry using Standard via Technology.....	11-2
Figure 11-2: Recommended SMD Pad Geometry using Micro via Technology	11-2
Figure 11-3: Recommended Stencil Aperture Opening for the FPBGA Solder Pad	11-3
Figure 11-4: Typical Temperature Profile for Surface Mount of FPBGA.....	11-4
Figure 12-1: Top Metalization and Solder Mask Definition for the 48ld ELQFP, where A = B = 7.40 mm, C = 0.50 mm, D = 0.25 mm, E = 1.00 mm, and F = 4.70 mm.....	12-2
Figure 12-2: Typical Temperature Profile for Surface Mount of ELQFP	12-3

Tables

Table 3-1. Clocking Modes	3-1
Table 3-2. ZipWirePlus Clocks	3-2
Table 5-1. Crystal Specifications.....	5-1
Table 5-2. Communication Interfaces.....	5-3
Table 6-1. Pin List for M28945 DSP/Framer—Alphabetic Order.....	6-2
Table 6-2. ZipWirePlus Transceiver/Framer Signal Definitions	6-4
Table 7-1. Recommended Operating Conditions.....	7-1
Table 7-2. Absolute Maximum Ratings.....	7-2
Table 7-3. ZipWirePlus Transceiver/Framer Power Dissipation.....	7-4
Table 7-4. Transceiver/Framer DC Characteristics	7-4
Table 7-5. Host Port Timing	7-6
Table 7-6: Input Clock Timing	7-7
Table 7-7: Input Setup and Hold Timing	7-7
Table 7-8: Output Timing.....	7-8
Table 7-9. UTOPIA Transmit Timing Table	7-10
Table 7-10. UTOPIA Receive Timing Table.....	7-12
Table 8-1 : Power Consumption of the M28945 in Idle Mode/Reset Stage	8-1
Table 8-2: Power Consumption of M28945 in G.hsdl Mode at 9 kft (26 AWG) Loop in Annex A Symmetric Mode	8-1
Table 8-3 : CO, Annex A, Asymmetric, 9 Kft 26 AWG	8-2
Table 8-4 : CO, Annex B, Asymmetric, 9Kft 26 AWG.....	8-2
Table 11-1: Recommended Pad Geometry	11-1
Table 11-2: Recommended SMT Reflow Profile	11-3
Table 12-1: Recommended SMT Reflow Profile	12-2

This page intentionally left blank.




1.0 System Overview

1.1 Introduction

For most applications, the ZipWirePlus chip set can be viewed as a pair of wires: The data comes in on one terminal unit and goes out the far-end terminal unit. Figure 1-1 illustrates the ZipWirePlus data interfaces. The DSL auxiliary interface operates at the DSL line rate. The PCM and Insert/Drop interfaces operate at the PCM clock rate. The narrowband (NB) interface operates at the narrowband clock rate. The UTOPIA interface operates at the UTOPIA clock rate. The DSL line interfaces to the physical twisted pairs.

Figure 1-1. High Level Functional Diagram




1.2

ZipWirePlus Transceiver/Framer Functional Summary

Figure 1-2 illustrates a detailed block diagram of the ZipWirePlus Transceiver/Framer. The ZipWirePlus 8051 embedded processor core contains an internal boot-up ROM, execution program RAM (PRAM), data storage RAM, and address decoding logic. The internal 8051 performs transceiver startup, DSL framer overhead management, interrupt handling, and other functions.

A full-featured API command set allows the user to configure the ZipWirePlus system, query for status, execute loopbacks and test modes, and dictate the program flow.

Figure 1-2. ZipWirePlus Transceiver/Framer Detailed Block Diagram



1.2.1

ZipWirePlus Microprocessor Functional Summary


- The ZipWirePlus Transceiver/Framer has a built-in 8051 microprocessor core with the following features:
- Internal 256 bytes of direct, indirect, and bit-addressable RAM
- Internal 2 kB boot ROM
- Internal 8 kB data RAM
- Dual-port 1 kB host interface RAM
- Two asynchronous serial (RS-232) interfaces
- Internal 64 kB Program RAM. During boot load sequence the lower 2 K and upper 1 K are inaccessible because RAM and ROM, respectively, are overlaid.
- Three internal timers/counters
- Supports dual data pointers
- Executes instruction cycles in four clock cycles
- Operates at ~22 MHz

1.2.2

ZipWirePlus DSP Functional Summary

Figure 1-3 illustrates the ZipWirePlus Transceiver/DSP section. The transmitter receives a bit stream from the DSL framer and maps the data bits to the appropriate Pulse Amplitude Modulation (PAM) symbols. An optional Tomlinson-Harashima precoder (THP) follows the PAM mapper. The signal is then processed by the transmit filter to achieve the desired time and/or frequency domain characteristics before being forwarded to the Analog Front End (AFE).


The receiver receives serialized data from the AFE device and from precoded symbols from the bit pump transmitter. The precoded symbols feed into an Echo Canceller (EC) that estimates the echo response and subtracts it from the AFE samples. The signal is equalized using a Feed Forward Equalizer (FFE) and a Decision Feedback Equalizer (DFE). Finally, a Trellis Coded Modulation (TCM) decoder recovers the information bits. An error predictor is used as a part of the startup algorithm and as a precoder coefficient adaptation machine during normal operation.

Figure 1-3. ZipWirePlus DSP Detailed Block Diagram

1.2.3 ZipWirePlus DSL Framer Functional Summary

Figure 1-4 illustrates the ZipWirePlus DSL framer section. The DSL framer supports G.shdsl, IDSL, HDSL1, HDSL2 and custom frame structure applications. The DSL framer provides clock, data, and frame format conversion from various PCM frame formats to various DSL applications. The DSL framer supports multi-pair configuration such as T1 two loops, E1 two and three loops, or any point-to-multipoint (P2MP) application by cascading several DSL framers. The DSL framer provides PCM termination capabilities. A second independent PCM interface (narrowband) is provided to support V.35/nX64 applications. The DSL Payload rate can vary from 192 kbps to 5.696 Mbps, and the PCM rate can vary from 192 kbps up to 8.192 Mbps (4 x E1) and any custom PCM rate and frame format within this range.

Figure 1-4. DSL Framer Detailed Block Diagram



1.2.4

ZipWirePlus ATM PHY Transmission Convergence Functional Summary


Figure 1-5 illustrates the ZipWirePlus ATM Physical Layer (PHY) Transmission Convergence (TC) section. The ATM PHY supports data rates ranging from 64 kbps to 50 Mbps. A UTOPIA Level 2 (or Level 1) multi-PHY interface connects the ZipWirePlus to the host switch or terminal system. The ATM PHY performs all cell alignment functions on the bit stream. This gives system designers a simple, modular, and low-cost architecture for supporting all UNI and NNI ATM interfaces.

The ATM data can be transported over 2 DSL lines using the ATM G.shdsl 4-wire mode of the ZipWirePlus device.

NOTE:

The ATM PHY TC block is a single block of Mindspeed's RS8228 octal TC PHY device.

Figure 1-5. ATM PHY TC Functional Block Diagram




1.3 ZipWirePlus Transmit Data Path

Figure 1-6 illustrates the input data sources available to be transmitted over the ZipWirePlus link. This drawing includes all external inputs, as well as internally generated data sources.

NOTE:

This figure does not show loopbacks.

Figure 1-6. Detailed Transmit Data Path Block Diagram



1.4 ZipWirePlus Receive Data Path

NOTE:


This figure does not show loopbacks.

Figure 1-7 illustrates the data paths received from the ZipWirePlus link. This drawing includes all external inputs, as well as internally generated data sources.

NOTE:

This figure does not show loopbacks.

Figure 1-7. Detailed Receive Data Path Block Diagram






2.0 Application Interfaces

This section illustrates various application configurations. Each figure illustrates different interface configurations.

2.1 Single Device Configurations

Figure 2-1 illustrates the configuration for a single device ZipWirePlus system.

Figure 2-1. Single Pair Hardware Configuration Using Host Port




101083_008

2.2 Multidevice Configurations

Figure 2-2 illustrates the hardware configuration when one or more ZipWirePlus devices are connected to a Host Processor through the Host Port interface.

Figure 2-2. Master Multipair Hardware Configuration



101083_012

2.3

Multipair DSL Framer Configuration

The DSL Framer PCM bus operates up to 8 MHz by cascading multiple ZipWirePlus devices. Multipair configuration is necessary to support several applications: Point-to-Multipoint, T1 transport over two HDSL1 wire pairs (Bellcore standard), E1 transport using two or three HDSL1 wire pairs (ETSI standard) and E1 transport using two or three G.shdsl wire pairs (ITU standard – G.991.2). Several cascading DSL framers support these applications.

The following pins are used in cascade mode: DSLSYNCI, DSLSYNCO, PEXTCLK, and RPEXTDAT.

Two options can be used to implement multipair configuration:

- ◆ PCM Bused (see Figure 2-3) enables the connection of an unlimited number of framers to receive the PCM highway interface in which each framer contributes and routes different time slots to and from the PCM highway. In this option, none of the framers carry a complete PCM frame; therefore, PCM framing termination (PRA) is not feasible.
- ◆ PCM Cascade (see Figure 2-4) enables transmit and receive PCM framing (PRA) by routing the receive PCM frame data from DSL framers 2 and 3 to DSL framer 1 (master) using the RPEXTDAT pin. This configuration is limited to three DSL framers.

In the transmit path direction, both configuration options behave the same and have the same capability.

The transmit PCM signal (clock, data, and sync) connects to the transmit PCM pins of each DSL framer while each framer is programmed independently to route any incoming PCM data combination to the DSL channel.

In the receive path, the master framer aligns the slaves (DSL framer 2 and DSL framer 3) receive PCM time base using the PREFSYNC bi-directional pin. The recovered PCM clock is then provided to the slave framers using RPCLK and PEXTCLK pins. This capability enables the generation of a common receive PCM time base for all DSL framer receive channels and reliably reconstructs the PCM frame.

The active DPLL (typically located in the master framer) is able to select any DSL frame reference (for the DPLL phase detector) using DSLSYNCI and DSLSYNCO pins. This allows the master to switch DSL reference sources when the selected pair becomes inactive (DSL loss-of-signal detection).



Figure 2-3. Multipair Configuration—PCM Bused

Figure 2-4. Multipair Configuration—PCM Cascade

2.4

Framer Transparent Mode


Framer transparent mode would be required when the system needs to support interoperability with legacy SDSL (2B1Q) applications that do not use the DSL framer. When the DSL framer is configured to transparent mode, the data passes through the framer without adding any overhead. To configure the DSL framer for transparent mode, the frame structure parameter in the `DSL_SYSTEM_CONFIG` API (Opcode 0x06) should be set to `_TRANSPARENT_FORMAT` (value 0x05).

2.5

ZipWirePlus Transceiver/Framer to Bt8370 T1/E1 Interface

Figure 2-5 illustrates one possible configuration for the ZipWirePlus Transceiver/Framer to Bt8370 T1/E1 Interface.

Figure 2-5. ZipWirePlus Transceiver/Framer to Bt8370 T1/E1 Interface




2.6

DSL Framer to Bt8474 Interface

Figure 2-6 illustrates the connection of the ZipWirePlus device to the Bt8474 device when using the ZipWirePlus DSL Framer block. In an HTU-C (central office) application, the DSL framer DPLL is programmed to open loop mode to provide the clock reference. In an HTU-R (remote terminal) application, the DSL framer DPLL is programmed to closed loop mode to recover the PCM clock reference from the HTU-C. The DSL framer generates the transmit and receive multiframe synchronization reference and feeds it to the Bt8474 device. The multiframe synchronization signals are only required in channelized applications where individual time slots are sourced from different devices.

Figure 2-6 illustrates a one-port connection.

Figure 2-6. DSL Framer to Bt8474 Interface Diagram



101083_017

2.7

IDSL NT

Figure 2-7 illustrates the connection of the ZipWirePlus device for the Unframed PCM G.shdsl 4-wire operation.

In this configuration the ZipWirePlus device is the master of the clock. Please note that the ZipWireplus device will provide the clock to the Application through the RPCLK signal. The Application will transmit the data with respect to the RPCLK.




Figure 2-7 IDSL NT mode Diagram

2.8 ATM 4-wire mode

Figure 2-8 illustrates the connection of the ZipWirePlus device for the ATM G.shdsl 4-wire mode. This setup uses the Cascade mode for Multi-pair Operation.

In this mode the ATM Layer Utopia interface is connected only to the master ZipWirePlus device. The ATM data is being processed in the ATM-TC block and then being transmitted (serially) to both master and slave DSL Framers to be divided and mapped into the DSL frame. In the receive path, each pair receives its DSL frame and extract the ATM cells. After extracting the ATM cells the slave device passes them to the master DSL Framer where they are combined with the master ATM cells. The combined cells are then being processed in the ATM-TC receiver.

Lastly the received cells are being converted back to Utopia interface and received by the ATM Layer.

Transmit path connections:

The ATM cells (data clock and sync) in the transmit path are connected from the master to the slave DSL Framer using the master multipurpose output pins TPMFSYNC (cell sync), RPDPLLCLK (cell clock) & RPDROP (cell data) and the slave input pins TPDAT, TPCLK TPMFSYNC.

Receive path connections:

The receive path connection is a typical multi-pair connections where RPDAT of the slave is connected to RPEXTDAT of the master for data transition and combining. RPCLK of the master is connected to PEXTCLK of the slave and PREFSYNC (output) of the master is connected to PREFSYNC (input) of the slave in order to preserve the receive PCM timing (clock and sync) for both channels. DSLSYNCO and DSLSYNCI pins shall be connected between the master and the slave to allow a master DSL timing switch when the ZipWirePlus master DSL line is temporarily out of sync.




Figure 2-8 ATM G.shdsl 4-wire mode Diagram

2.9

Unframed PCM 4-wire Mode

This configuration is used when the Application does not have a Frame Sync Signal. The Transmit Frame Sync (TPMFSYNC) of the master device drives the transmit Frame Sync (TPMFSYNC) of the slave device.

There are 2 configurations for this application.

1. The Application is the master of the clock. The Application provides the clock to the ZipWirePlus devices on both CO & RT. Figure 2-9 illustrates the connection of the ZipWirePlus device for this Unframed PCM G.shdsl 4-wire operation.




Figure 2-9 Unframed PCM 4-wire mode with the Application providing the clock to the ZipWirePlus device

2. The ZipWireplus device is the master of the clock. The ZipWirePlus provides the clock to the Application on both CO & RT. Figure 2-10 illustrates the connection of the ZipWirePlus device for this Unframed PCM G.shdsl 4-wire operation.




Figure 2-10 Unframed PCM 4-wire mode with the Application sourcing the clock from the ZipWirePlus device

2.10

Dual Bearer Mode – Framed PCM and Unframed Narrowband Application

Figure 2-11 illustrated the connections for the Dual Bearer Mode application which is transporting Framed PCM and Unframed Narrowband traffic. In this configuration the Application is the master of the clock and it provides clock to the ZipWirePlus device. Please note that both the PCM and Narrowband Application clocks should be sourced from the same reference.




Figure 2-11 Dual Bearer – Framed PCM & Unframed Narrowband Mode Diagram

This page intentionally left blank.



3.0 ZipWirePlus Clocking Architecture

3.1

Clocking Architecture Overview

The M28945 provides a flexible clocking architecture to support a number of applications defined by various standards such as G.shdsl, HDSL1, HDSL2, IDSL, & SDSL. Table 3-1 lists the supported clocking modes. In general, the HTU-C clocking architecture must support the different modes while the HTU-R clock reference is derived from the received symbol clock. HTU-C clocking modes are described in Section 3.2 while HTU-R clocking modes are described in Section 3.3.

Table 3-1. Clocking Modes

Mode #	Mode Name	HTU-C Clock Reference	Application
1	Plesiosynchronous	Local oscillator (free running)	Classic HDSL
2	Plesiosynchronous with timing reference	Network reference clock	Classic HDSL
3	Synchronous	Transmit data clock or network reference clock	—

3.1.1

M28945 Clocking Architecture Implementation

The on-chip clock synthesizer (PLL) block is responsible for generating the DSP, microprocessor, AFE, DSL framer, and ATM reference clocks. The ZipWirePlus DSL framer has two independent DPLLS to generate PCM and NB clocks. The on-chip clock synthesizer can operate in free running network timing reference, or HTU-R DSL/G.hs timing recovery mode. In free running mode, the ZipWirePlus clock synthesizer operates at the crystal (or local clock) phase offset. In network timing reference mode, the ZipWirePlus clock synthesizer will phase-lock its timing to the external reference clock. The external reference clock can be sourced from EXT_CLK_REF pin or the internal i_TPCLK signal. In HTU-R DSL/G.hs timing recovery mode, the ZipWirePlus clock synthesizer will phase-lock its timing to the far end modem (HTU-C) via the G.hs or DSL signal.

Table 3-2. ZipWirePlus Clocks

Clock	Frequency	Description
Crystal	22.1184 MHz	External crystal or clock input
XTALI / XTALO	22.1184 MHz	Crystal input/output
XTALO_B	22.1184 MHz	Buffered crystal output
EXT_CLK_REF (Input)	8 kHz–18.432 MHz	Bidirectional network timing reference clock
EXT_CLK_REF (Output)	8 kHz	Bidirectional network timing reference clock
SYS_CLK	43–53 MHz	Internal DSP system clock
AFE_CLK	SYS_CLK / 2	AFE clock reference
G.hs Clock	12 kHz or 20 kHz	G.hs clock – 12 kHz (HTU-R) or 20 kHz (HTU-C)
Baud Rate	115200	Baud rate that controls serial ports 0 and 1
HCLK	64 k – 4640 kbps	Data rate clock output
Crystal	22.1184 MHz	External crystal or clock input
XTALI / XTALO	22.1184 MHz	Crystal input/output

3.2 HTU-C Clocking Modes


This section describes how the various clocking modes are targeted for HTU-C applications.

3.2.1 Plesiosynchronous Mode

Figure 3-1 illustrates the plesiosynchronous-clocking mode. In this mode, the transmit PCM clock and DSL clock operate independently (within appropriate PPM tolerance) and do not have any phase relationship with respect to each other. The stuffing generator is used to compensate for any phase differences between the PCM and DSL clock domains. The HTU-C locks the DSL clock to a local clock or oscillator. The transmit PCM clock (TPCLK) signal can be generated by an external device such as the Bt8370 (T1/E1 framer) or can be sourced from the PCM DPLL when operating in open loop mode. The transmit PCM and receive PCM clocks can operate at independent rates within the appropriate PPM tolerance. T1/E1 transport applications use this mode.

NOTE: Figure 3-2 applies to both the HTU-C and HTU-R.

Figure 3-1. Plesiosynchronous Mode Block Diagram




3.2.2

Plesiosynchronous Mode with External Clock Reference

Figure 3-2 illustrates the plesiosynchronous mode with external reference clock. This mode is similar to plesiosynchronous mode except that the HTU-C locks the DSL clock to an external reference clock, either from a network reference clock or the transmit PCM clock.

If the external reference clock is sourced from the TPCLK pin, the DSL and PCM clock domains are synchronized. However, the stuffing generator is still used and is therefore a slightly different configuration than the synchronous modes described in Section 3.2.3. This configuration is used when the transmit PCM clock is locked to a network reference clock and the DSL clock needs to be synchronized to the network reference clock via the transmit PCM clock.

Figure 3-2. Pesiosynchronous Mode Block Diagram



3.2.3

Synchronous Mode

In the synchronous mode, the DSL and PCM clock domains are synchronized. The stuffing generator is therefore disabled. The synchronous mode can be achieved in two following ways:


Synchronous Slave Transmit Data Clock

Synchronous Master Transmit Data Clock

3.2.3.1 Synchronous Slave Transmit Data Clock

Figure 3-3 illustrates the slave transmit data clock mode. In this configuration, the M28945's transmit PCM clock is slaved off of an external device. In this mode, the HTU-C locks the DSL clock to the transmit PCM clock (TPCLK). The transmit PCM clock (TPCLK) and receive PCM clock (RPCLK) are both sourced (slaved) from the TPCLK input pin. The TPCLK must be supplied from an external source. The PCM DPPLL is not used.


Figure 3-3. Synchronous Slave Transmit Data Clock



3.2.3.2 Synchronous Master Transmit Data Clock

Figure 3-4 illustrates the master transmit data clock mode. In this configuration, the M28945 is the PCM clock master. Any external device needs to be slaved to the M28945 clocks. The DSL clock domain is synchronized to the local oscillator or the external network reference clock. The transmit PCM clock (TPCLK) and receive PCM clock (RPCLK) are then synchronized with the DSL clock using the PCM DPPLL.

Figure 3-4. Synchronous Master Transmit Data Clock



3.3

Clocking Modes for HTU-R Applications

This section describes how the various clocking modes are targeted for HTU-R applications. In general, the HTU-R will recover the DSL, PCM, and network references clocks from the incoming DSL line. The PCM clock can operate in looped timed or independent transmit/receive PCM clock modes. The network reference clock output is optional.

NOTE:

When operating as an HTU-R, the device can support all of the HTU-C clocking schemes but the HTU-C modes are not required in most applications.

3.3.1

Independent Transmit/Receive PCM Clocks


The transmit PCM and receive PCM clocks can operate at independent rates within the appropriate PPM tolerance. This mode is the same as the HTU-C plesiosynchronous mode. See Section 3.2.1 for details and block diagram.

3.3.2

PCM Loop Timed Clocking Mode

Figure 3-5 illustrates a simplified block diagram of the HTU-R PCM loop timed clocking mode. The PCM loop timed clock mode takes the PCM DPLL recovered clock (RPCLK) and uses it for both the transmit PCM and receive PCM directions. This mode is applicable in stuffing and non-stuffing modes. This configuration is similar to Section 3.2.3.2.

Figure 3-5. Synchronous PCM Loop Timed Clocking Mode





4.0 ZipWirePlus Framer Detailed Description

This section provides a detailed description of the various modules of the DSL framer block.

4.1 Distinguishing Features

- ◆ Programmable frame format generator which supports G.shdsl, HDSL1, HDSL2, ISDL and custom frame formats
- ◆ Unique Dual-Bearer architecture permitting simultaneous transmission of two T1/E1 data streams
- ◆ Supports all legacy features of Bt8953A and RS8953B
- ◆ Compliant with *ETSI RTS/TM-06008*
- ◆ One, two, or three pair T1/E1 ETSI and Bellcore standard application
- ◆ ISDN Primary Rate Access (PRA)
- ◆ Custom N x 64 over one, two, or three pairs
- ◆ Asymmetric PCM rate and frame format capability
- ◆ Various rates of PCM clock recovery (64 kHz to 8 MHz)
- ◆ Low jitter (wander) stuffing generator
- ◆ Flexible Stuff Bit ID (SBID) mapping, including majority vote decision (HDSL2 applications)
- ◆ Three programmable PCM and DSL synchronization detectors (supports grouped and spread sync word patterns)
- ◆ Four programmable PRBS/BER meters to both PCM and DSL sides
- ◆ Twelve programmable performance monitoring counters (can be used as CRC, BPV, or FEBE error counters)
- ◆ Three programmable CRC generators
- ◆ Programmable scrambler/descrambler
- ◆ Supports variable time slot size (eight, four, two, or one) and therefore variable PCM custom frequency (N x 64, N x 32, N x 16, and N x 8, respectively)
- ◆ Two frames receive PCM and NB slip buffer
- ◆ NB port with its own DPLL

- ◆ UTOPIA Level 1/2 (8/16 bit mode) interface and ATM Transmission Convergence (TC)

4.2 Common Functions

4.2.1 Data FIFO

The DSL framer contains four data FIFOs: INB TX_FIFO, INB RX_FIFO, IPCM TX_FIFO, and IPCM RX_FIFO. These FIFOs are used to provide rate buffering between the PCM side data rate and the DSL side data rate. Each FIFO is capable of storing 512 bits (two E1 frames).

4.2.2 Two-Frame Receive Slip Buffer

In order to support channelized voice applications, the transmitter and receiver time base of the framer needs to be aligned and a receive slip buffer compensates any clock differences between the central office and the remote terminal. The receive slip buffer depth has to be two full frames (E1 or T1) in order to be able to add or drop a full frame when necessary. The DSL framer has two receive slip buffers, one for each PCM port.

4.3 DSL Section

4.3.1 General DSL Function

The DSL section consists of a transmitter and receiver. The DSL transmitter frames the transmit payload data, inserts the overhead, and scrambles the DSL data. The DSL receiver unscrambles the DSL data and removes the overhead.

4.3.1.1 CRC Generator

The DSL frame contains a programmable sixteenth order CRL generator. CRC calculation can be corrupted for debugging purposes. This mode simply inverts the CRC calculation.

4.3.1.2 Scrambler/ Descrambler


The DSL framer contains a programmable 23 tap scrambler/descrambler. The scrambler/descrambler operation can be bypassed for debugging.

4.3.1.3 Auxiliary Channel

The DSL auxiliary channel (THAUX, RHAUX) provides an alternate source of DSL payload. This channel supports any payload size and can function as an alternate source for the Z-bits or any other selected overhead. Figure 4-1 illustrates the DSL auxiliary channel timing.

The auxiliary channel interface has two operational modes. In the first mode, THLOAD and RHMARK signals simply mark high during auxiliary input mode. The second mode generates gated clock in pins THLOAD and RHMARK during auxiliary mode to clock the serial device directly. This mode prevents additional glue logic in the interface between the DSL framer and the serial device.

Figure 4-1. DSL Auxiliary Channel Timing



4.3.1.4 RX DSL Reference Phase Measurement

While working in multipair configuration, the DSL framer can measure the receiving DSL phase difference between two pairs. This phase is mainly used to determine the delta delay between two DSL channels in point to multipoint application (can also be used for debugging or link delay measurement).

4.3.2 DSL Receiver Functionality


4.3.2.1 DSL Receiver Sync Detector (DSD)

The DSL Synchronization Detector (DSD) acquires and maintains synchronization of the DSL.

To support the wide variety of frame formats, the DSD is designed in a flexible way that provides the following capabilities:

- ◆ Synchronized to any grouped bit synchronization pattern up to 16 bits long
- ◆ DSL frame size (nominal) can be up to 2^{16} (65,536) bits long
- ◆ Stuff size can be two, four, six, or eight bits. For application without the necessity for stuff bits (HDLC applications), the DSD can search for the sync word without searching in variable frame length, but search for fix location instead

Figure 4-2. DSD Synchronization State Machine



4.3.2.2 DSL Receiver Tip/Ring Reversal Detection

In 2B1Q mode, Tip/Ring reversal is automatically detected and corrected by the DSD.

In G.shdsl and HDSL2 applications, the Tip/Ring reversal cannot be detected by the DSL framer due to the non-symbol alignment nature of the DSP operation. In this case, the DSP detects and corrects Tip/Ring Reversal.

4.3.3 DSL Transmitter Functionality

4.3.3.1 DSL Transmit Stuffing Generator

The stuffing generator synchronizes the DSL frame period to the PCM Frame period by adding zero, two, four, six, or eight stuff bits (zero, four in HDSL1 applications) to the DSL frame period.

The stuffing generator can be bypassed for fixed frame length applications and can also be used as an additional debugging tool.

4.4 PCM Section


The PCM section functions as a formatter which maps or extracts PCM payload data into or out of the DSL channel through the FIFO. It can override the data with DBANK or generate a PRBS sequence.

When the ZipWirePlus device is hooked up to an external T1/E1 Framer, the PCM section is responsible for synchronization to the PCM Frame or Multi-Frame.

4.4.1 PCM Interface

In PCM highway interface applications of 4E1/4T1, the DSL framer interface is compliant with AT&T CHI and MITEL ST-BUS Interfaces up to 8 MHz. This interface enables multipair configuration or any kind of PCM aggregation mode that allows data from different sites to be aggregated onto the same PCM bus.

Figure 4-3. Integrated Slip Buffer and System Bus Interface




4.4.2 System Bus Timing


The M28945 system bus can be configured in many ways. The TPCLK clock edge can be selected for sampling inputs or updating outputs. The TPMFSYNC can be programmed as an input or output. The TPMFSYNC can indicate the first bit of the PCM frame or can be offset. The system bus clock rate can operate above the payload rate. The RPDAT can either output idle code during the extra timeslots, or go to high impedance.

Figure 4-4 through Figure 4-7 illustrate some of the different configurations of the system bus.


Figure 4-4. 1,544 Kbps System Bus Timing




100051_073

Figure 4-5. 2,048 Kbps System Bus Timing

100051_074

Figure 4-6. Clock Edge Options

100081_077

Figure 4-7. System Bus Clock Rate Greater than Payload Rate

100051_074

4.4.3 General PCM Functions

4.4.3.1 CRC Generator

The PCM section contains two generic CRC generators functionally identical to the one located on the DSL side (see section 4.3.1.1 for more details).


The PCM CRC calculation can be corrupted for debugging purposes. This mode simply inverts the CRC calculation. In addition, the CRC generator can be bypassed or recalculated.

Any CRC computation format can be generated. CRC computation can be enabled or disabled. Any bit in the frame can be replaced with either a 0 or 1 for CRC computation purposes. This capability enables support of any CRC operation method.

4.4.3.2 Insert/Drop

An alternate PCM source feeds into the PCM formatter using TPINSEN, TPINSDAT, and RPDROP pins (see Figure 4-8).

Figure 4-8. Insert/Drop Timing Diagram



4.4.4 PCM Receiver

The major tasks of the PCM Receiver are as follows:

1. Generate RX PCM time base aligned with the DSL reference (WL delay apart).
2. Assemble ongoing PCM frame using flexible RX PCM mapper table. Major tasks of this table are to:
 - a. Assemble RX PCM frame from selectable sources: DSL payload, PRBS sequence, DATA BANK 1, 2 or 3, Signaling table (Grooming Mode), and RPEXTDAT input pin.
 - b. Enable BER meter on a per time slot basis.
 - c. Assert RPDROP pin to signify specific TSs in RPDAT output.
 - d. Insert external PCM data (in RPEXTDAT input) to the receive PCM frame. Used in multipair configuration.
3. Generate receive user interface SYNC signals such as RPMFSYNC and PREFSYNC (multipair configuration PCM time-base synchronization).
4. Synchronize with any Layer 3 Frame/MF.

4.4.5

PCM Transmitter

The major tasks of the PCM transmitter are to:

1. Generate transmit PCM time base aligned with the incoming frame/multiframe synchronization.
2. Map PCM frame to the TX_FIFO using TX PCM Mapper Table.
3. Enable BER meter on a per time slot basis.
4. Inserts alternate PCM channel, using TPINSDAT, TPINSEN pins.
5. Synchronizes with any Layer 3 Frame/MF.

4.5

Narrowband Port

For simultaneous transport of voice and data applications with a glueless solution, a secondary port is included to transmit and receive the narrowband (NB) data stream (used for V.35/nX64 operation). This port has all the flexibility of a PCM port but does not have the auxiliary channel. The narrowband channel data stream must be synchronized with the PCM data stream.

Limitations

1. Narrowband clock must be synchronized with the PCM clock. This implies the same frequency offset.
2. Narrowband cannot operate independently, requires atleast three timeslots on the PCM Interface to be enabled.
3. Narrowband on M28945 supports data rates from 192 Kbps to 4416 Kbps.
Operation at higher rates is not guaranteed.
4. Narrowband only supports N x 64k operation (i-bit = 0).


4.6

ATM-TC and UTOPIA Level 1/2 Interface

An ATM-TC (Transmission Convergence) and UTOPIA Level 2 (or Level 1 as an option) interface are fully supported by the DSL framer, compliant with ATM Forum standards. This block is a slice of one port out of the octal ATM-TC PHY device (RS8228). See Figure 1-1.

- ◆ UTOPIA Level 2 Interface
 - PHY cell to UTOPIA interface
 - 50 MHz maximum clock rate
 - 8/16 data path interface
 - Compatible with UTOPIA Level 1
- ◆ Cell alignment framing section
 - ATM cell interface support for:
 - Circuit-based physical layer
 - Cell-based physical layer

- Passes or rejects idle cells or selected cells based on header register configuration
- Recovers cell alignment from HEC
- Performs single-bit HEC error correction and multiple-bit detection
- Generates cell status bits, cell counts, and error counts
- Reads all data from the UTOPIA FIFO
- Inserts headers and generates HEC
- Inserts idle cells when no traffic is ready
- ◆ Counter/Status Information
 - One-second status latching
 - One-second counter latching

Figure 4-9. Integrated One Port of RS8228 with xDSL Framer

4.7 Test and Diagnostics

4.7.1 Performance Monitoring

The DSL framer supports up to twelve performance monitoring counters, divided equally into three sections.

Each performance-monitoring counter can function as a CRC error counter for the Severe Error Second (SES) indicator, Far End Block Error (FEBE) counter, Bipolar Violation (BPV) error counter, or any other necessary performance indicator counter. The receive DSL, receive PCM and transmit PCM support up to four performance monitoring counters.

4.7.2 PRBS and BER Meter

The DSL framer has four PRBS/BER meter modules supporting BER measurement towards the DSL, PCM, and NB sides. It can operate independently. The following description focuses on the PCM port; however, the same description applies to the NB port.

TP_PRBS (TNB_PRBS) and RP_BER (RNB_BER) function as BER meters towards the DSL side. The RP_PRBS and TP_BER function as BER meters towards the PCM side. Please refer to Figure 4-10 for an overview of the PRBS/BER Meter module.

The PRBS sequence can override TPDAT and RPDAT on a per time slot basis, and achieve any framed or unframed test pattern examination. The PRBS pattern is programmable and selected for both RP_BER and TP_BER by PRBS_TAP_[2:0] registers, indicating up to 23rd-order PRBS (Tap[23:0]):



Example:

- ◆ For a PRBS pattern of $2^{15} - 1$, the polynomial is $x^{15} + x^{14} + 1$.
- ◆ For a PRBS pattern of $2^{23} - 1$, the polynomial is $x^{23} + x^{18} + 1$.
- ◆ For a QRSS $2^{20} - 1$ pattern (polynomial – $x^{20} + x^{17} + 1$), 14-bit 0 suppression is implemented.

The TP_BER and RP_BER sequence can be inverted.

The constant value per time slot basis can override TSER and RSER instead of PRBS. The MPU configures BER_SCALE to specify the test measurement interval from a range of 2^{21} — 2^{31} bit length.

Figure 4-11 illustrates the BER measurement timing.

Figure 4-10 PRBS/BER Meter Module**Figure 4-11. BER Measurement Timing**

This page intentionally left blank.



5.0 Hardware Interfaces

5.1 ZipWirePlus Clocks

The ZipWirePlus crystal amplifier provides the PLL based clock synthesizer with a stable reference. The ZipWirePlus can operate with either a crystal connected directly to the crystal amplifier input or with an external clock driving the crystal amplifier input.

The ZipWirePlus provides the XTALO_B output (which is a buffered output from the crystal amplifier) that can be used to drive the crystal amplifier input of other ZipWirePlus devices. This allows a multiport system to use only one crystal.

Figure 5-1 illustrates the high performance differential crystal amplifier.

Figure 5-1. Differential Crystal Amplifier Configuration




Table 5-1. Crystal Specifications


Parameter	Value
Nominal Frequency	22.1184 MHz
Frequency Tolerance at 25 °C	±10 ppm
Temperature Frequency Stability	±10 ppm
Aging	±10 ppm over 10 years
Load Capacitance	15.5 pF
Max Shunt Capacitance	7 pF
Max Drive Level	200 µW
Max ESR	25 Ω

General Note: Individual frequency tolerance, temperature frequency stability, and aging requirements can vary as long as the total tolerance is less than ± 32 ppm.

5.2 Driving the Crystal Amplifier Directly

Figure 5-2 illustrates how to drive the crystal amplifier directly. Unlike in previous designs, driving an external clock into the XTALI input alone is not sufficient. You must drive the XTALI input from an external clock and bias the XTALO input with a resistive divider from 3.3 V to ground. The XTALO pin should be biased at 1.65 V ($VDD/2$). Two 1 K Ω resistors are adequate for this purpose.

Figure 5-2. Direct Clock Connection



5.3 Configuration Pins

The BOOT pin determines the start up operation mode.

0 = download the program from the serial port.

1 = download the program from the host port.

5.4

Internal 8051 Communication Interfaces

Table 5-2 lists the interfaces to communicate with external devices.

Table 5-2. Communication Interfaces

Interface	Description
Host Port RAM Interface	Used by an embedded host processor to send API commands to the ZipWirePlus system. The Host Port RAM uses a mailbox protocol to pass the API parameters.
RS-232 Serial Interface	Used by an external host processor (PC or Terminal) to send API commands to the ZipWirePlus system.

5.4.1

Host Port RAM Interface

The host port RAM interface is connected to a host processor. The host port RAM functions as a simple memory device.

The details of the Host Port RAM protocol is described in the *M28945 ZipWirePlus G.shds1 Transceiver with Embedded Microprocessor Programmer Reference Manual*.


5.4.1.1

Host Port Hardware Implementation

Figure 5-3 illustrates the host port interface. The dual port RAM is the synchronous type.

All timing is with respect to the external HP_CLK input signal.

Figure 5-3. Host Port Interface Block Diagram—Host Port Side



101083_119


5.4.2 Host Port Timing

5.4.2.1 Host Port Write Cycle Timing

Figure 5-4 illustrates the timing of a host port write cycle. A write cycle is initiated by bringing both the host port chip select (HP_CS) and the write enable (HP_WE) low prior to the rising edge of the host port clock (HP_CLK). The host port write address (HP_ADR) and data (HP_DAT) must also be set up prior to the same clock edge. Data is written to the RAM on the rising edge of HP_CLK. A new write cycle may be performed every host port clock cycle for maximum throughput. Write cycles terminate when either the chip select or the write enable is deasserted.

A write cycle may stretch over multiple HP_CLK clock cycles as long as all hold times are met on the last clock cycle before write termination. Care should be taken to raise the chip select and/or the write enable prior to removing the address and data so that invalid data is not unintentionally written to the host port RAM.

Figure 5-4. Host Port Write Cycle Timing




101083_020

5.4.2.2 Host Port Read Cycle Timing

Figure 5-5 illustrates the timing of a Host Port, read cycle. A host port read cycle is initiated by setting the host port chip select (HP_CS) low while keeping the host port write strobe (HP_WE) high prior to the positive edge of the host port clock (HP_CLK). The host port address (HP_ADR) must be set up prior to this same clock edge.

The address is latched on the rising edge of HP_CLK. After the address settles internally, data becomes available at the output of the RAM. To access the data, the host port output enable (HP_OE) and the host port chip select must both be held low. A read cycle is terminated by bringing the host port chip select high.

Figure 5-5. Host Port Read Cycle Timing



101083_021

5.5

Test and Diagnostic Interface (JTAG)

The Test and Diagnostic Interface comprises a test access port and two Serial Test Ports (STP). The test access port conforms to *IEEE Std. 1149.1-1993 (IEEE Standard Test Access Port and Boundary Scan Architecture)*. Also referred to as the Joint Test Action Group (JTAG), this interface provides direct serial access to each of the transceiver's I/O pins. This capability can be used during an in-circuit board test to increase the testability and reduce the cost of the in-circuit test process.

The serial test ports function as a real-time virtual probe for looking at the transceiver's internal signals. A majority of the receiver's signal path is accessible through these outputs.

This page intentionally left blank.



6.0 Pin Descriptions

The ZipWirePlus Transceiver/Framer is available in two package options. The 13 x 13 mm FPBGA option is targeted for high density while the 176-pin LQFP is targeted for ease of manufacturability.

6.1 ZipWirePlus Pin Assignments

This section provides the pin assignments for the ZipWirePlus devices.

6.1.1

ZipWirePlus Transceiver/Framer Pin Assignments

Table 6-1 lists the 13×13 mm fine pitch ball grid array (FPBGA) and 176-pin low quad flat pack (LQFP) pin assignments.

Table 6-1. Pin List for M28945 DSP/Framer—Alphabetic Order

LQFP Pin Number	FPBGA Pin Number	Signal Name	LQFP Pin Number	CABG A Pin Number	Signal Name	LQFP Pin Number	FPBGA Pin Number	Signal Name
72	P9	AFE_CLK	172	B4	ATM_RX_DATA5	24	H2	ATM_TX_DATA8
70	N10	AFE_CTRL_DATA	171	A5	ATM_RX_DATA6	21	G2	ATM_TX_DATA9
69	M9	AFE_RST	170	C3	ATM_RX_DATA7	3	B1	ATM_TX_ENB
78	N12	AFE_RX_SER1	167	B5	ATM_RX_DATA8	12	F4	ATM_TX_PRTY
77	M11	AFE_RX_SER2	166	C4	ATM_RX_DATA9	11	E3	ATM_TX_SOC
68	P8	AFE_RX_SYNC	143	C11	ATM_RX_ENB	34	M3	BOOT
76	P10	NC1	157	D7	ATM_RX_PRTY	42	N1	TEST_AD0
71	R8	NC2	154	C8	ATM_RX_SOC	41	M1	TEST_AD1
62	R7	AFE_TX_SER1	10	D2	ATM_TX_ADDR0	40	M2	TEST_AD2
61	P6	AFE_TX_SER2	7	D3	ATM_TX_ADDR1	134	B14	DSLSYNCI
65	P7	AFE_TX_SYNC	6	D1	ATM_TX_ADDR2	129	D15	DSLSYNCO
153	B9	ATM_RX_ADDR0	5	C2	ATM_TX_ADDR3	33	L4	EXT_CLK_REF
152	D8	ATM_RX_ADDR1	4	C1	ATM_TX_ADDR4	8, 15,	P1, R3,	GND
151	C9	ATM_RX_ADDR2	39	L1	ATM_TX_CLAV	22, 30,	E4,	
150	A9	ATM_RX_ADDR3	2	B2	ATM_TX_CLK	36, 44,	A11,	
146	A10	ATM_RX_ADDR4	38	N3	ATM_TX_DATA0	58, 66,	C7, A6,	
145	B11	ATM_RX_CLAV	35	L2	ATM_TX_DATA1	75, 79,	H3, K1,	
140	D11	ATM_RX_CLK	20	H4	ATM_TX_DATA10	97,	N8,	
1	A1	ATM_RX_DATA0	19	G3	ATM_TX_DATA11	103,	P11,	
176	A2	ATM_RX_DATA1	18	G1	ATM_TX_DATA12	111,	L15,	
165	D5	ATM_RX_DATA10	17	F2	ATM_TX_DATA13	120,	G13,	
162	C5	ATM_RX_DATA11	16	G4	ATM_TX_DATA14	124,	F15,	
161	D6	ATM_RX_DATA12	13	E2	ATM_TX_DATA15	141,	F3, L3,	
160	B7	ATM_RX_DATA13	32	K2	ATM_TX_DATA2	147,	R6,	
159	A8	ATM_RX_DATA14	29	K4	ATM_TX_DATA3	155,	R9,	
158	C6	ATM_RX_DATA15	28	J2	ATM_TX_DATA4	164,	K13,	
175	B3	ATM_RX_DATA2	27	H1	ATM_TX_DATA5	168, 48	F14,	
174	A3	ATM_RX_DATA3	26	K3	ATM_TX_DATA6		C10,	
173	A4	ATM_RX_DATA4	25	J4	ATM_TX_DATA7		B6	

LQFP Pin Number	CABG A Pin Number	Signal Name
94	M15	HP_ADR4
93	N14	HP_ADR5
92	N15	HP_ADR6
91	P15	HP_ADR7
85	R12	HP_ADR8
84	P12	HP_ADR9
64	M8	HP_CLK
101	L14	HP_CS
89	R15	HP_DAT0
88	R14	HP_DAT1
87	P13	HP_DAT2
86	R13	HP_DAT3
83	R11	HP_DAT4
82	N13	HP_DAT5
81	M12	HP_DAT6
73	M10	HP_DAT7
90	P14	HP_INT
105	K14	HP_OE
102	K15	HP_WE
149	B10	P12_RXD1
144	D10	P13_TXD1
130	C15	P30_RXD0
128	D14	P31_TXD0
139	C12	PEXTCLK
126	C13	PREFSYNC
133	A15	RHAUX
132	B15	RHMARK
109	J14	RNBCLK
107	J13	RNBDAT
106	J15	RNBDROP
108	H12	RNBSYNC
122	D13	RPCLK

LQFP Pin Number	CABG A Pin Number	Signal Name
118	E13	RPDAT
116	G14	RPDPLLCLK
117	F12	RPDROP
138	A12	RPEXTDAT
121	E12	RPMFSYNC
63	N7	RST
55	N5	TCK
51	N4	TDI
54	P4	TDO
57	P5	TEST_E
60	M7	TESTMODE
135	A14	THAUX
131	C14	THLOAD
56	M6	TMS
114	F13	TNBCLK
110	H13	TNBDAT
113	G12	TNBSYNC
137	B13	TPCLK
136	A13	TPDAT
127	E15	TPINSDAT
115	H15	TPINSEN
123	E14	TPMFSYNC
52	M5	TRST
14, 31, 59, 74, 104, 119, 148, 163, 43	F1, J1, N6, N11, J12, G15, D9, A7, N2	VDD (1.8 V)

LQFP Pin Number	CABG A Pin Number	Signal Name
9, 23, 37, 53, 67, 80, 98, 112, 125, 142, 156, 169, 47	E1, B12, B8, D4, J3, M4, R5, N9, R10, R2, M14, H14, D12	VDDO (3.3 V)
50	R4	VGNN
45	R1	XTALI
46	P2	XTALO
49	P3	XTALO_B

6.2

ZipWirePlus Signal Descriptions

This section provides the signal descriptions for the ZipWirePlus Transceiver/Framer device.

6.2.1

ZipWirePlus Transceiver/Framer Signal Descriptions

Table 6-2 lists the ZipWirePlus Transceiver/Framer signal (pin) descriptions.

Table 6-2. ZipWirePlus Transceiver/Framer Signal Definitions

Signal	Name	I/O	PU/ PD ⁽¹⁾	Description
Power and Ground				
VDD (VCORE)	DSP Core Voltage	—	—	Dedicated supply pins powering the DSP core. Must be connected to +1.8 V.
VDD0 (VIO)	I/O Voltage	—	—	Dedicated supply pins powering the I/O. Must be connected to +3.3 V.
VGNN (VESD)	5 V ESD Protection	—	—	Dedicated supply pins used to bias input protection diodes. If interfacing to other 5 V-powered devices, connect VGNN to +5 V; otherwise connect to +3.3 V.
GND	Ground	—	—	Common ground for ZipWirePlus device.
Clocks				
XTALI	Crystal Input	I	—	Crystal = 22.1184 MHz 3.3 V Input Level.
XTALO	Crystal Output	O	—	Connection point for the crystal.
XTALO_B	Crystal Clock Out	O	—	Buffered crystal oscillator output, 22.1184 MHz.
EXT_CLK_REF	Reference Clock	I/O	—	8 kHz reference clock input or output.
PCM Interface				
RPCLK	Receive PCM Clock	O	—	Clocks the PCM receive outputs: RPDAT, RPMSYNC, and RPDROP. Normally derived by the internal clock recovery (DPLL). Can be derived from PEXTCLK or TPCLK.
PEXTCLK	PCM External Clock	I	⁽²⁾	Optionally sources the RPCLK or TPCLK or both RPCLK and TPCLK.
RPDPLLCLK	RX PCM DPLL Clock	O	—	DPLL clock output. This output can be used as a clock synthesizer when the DPLL is not being used for receive clock recovery. Alternately, transmit clock when operating as serial ATM interface.
RPDAT	Receive PCM Data	O	—	During specified time slots, data is clocked out by RPCLK. This pin can be optionally three-stated during inactive time slots or when DSL framer is bypassed. Alternately, receives data when operating as serial ATM interface.

Signal	Name	I/O	PU/ PD ⁽¹⁾	Description
RPEXTDAT	Receive PCM External Data	I	(2)	Used in multipair configuration, when receive PCM data from all channels needs to be routed through the master framer for PCM layer framing and overhead handling, like E1 PRA, CRC calculation, etc. Alternately, transmit start of cell when operating as serial ATM interface.
RPMFSYNC	Receive PCM Multiframe Sync	O	—	Active high output from the receive time base. Optionally, programmed to mark either frame or multi-frame boundaries during framed application. Alternately, receive start of cell when operating as serial ATM interface.
RPDROP	Drop Indicator	O	—	Active high output indicates when specific receive PCM time slots are present on RPDAT. Time slot size can be one, two, four, or eight bits long. This pin also controls the three-state output enable of RPDAT in multipair configuration.
PREFSYNC	Receive PCM Reference Sync	I/O	—	Used in Multi-Pair configuration. When configured as a master, this output is the internal receive PCM time base reset which aligns the receive PCM time base of each slave to the master. When slave mode is selected, this signal is an RX PCM reset input (default).
TPCLK	Transmit PCM Clock	I	(2)	Normally samples the PCM transmit inputs: TPDAT, TPMSYNC, and TPINSDAT on the falling edge and clocks out TPINSEN on the rising edge. The edge transition is selectable.
TPDAT	Transmit PCM Data	I	(2)	During specified time slots, data is sampled by a selected clock source (TPCLK, PEXTCLK or DPLL recovery clock).
TPMFSYNC	Transmit PCM Multi-Frame Sync	I/O	(4)	This input resets the transmit PCM time base during framed application and is ignored in unframed mode. This signal is internally delayed by a programmable bit and frame offset to coincide with TPDAT bit 0, frame 0. May be programmed to mark either frame or multi-frame boundaries.
TPINSDAT	Transmit PCM Insert Data	I	—	Alternate source of PCM transmits serial data. TPINSDAT replaces TPDAT when TPINSEN is active. Alternately, transmits data when operating as serial ATM interface.
TPINSEN	Transmit PCM Insert Enable	O	—	Active high output indicates when specific TPINSDAT time slots are sampled. Alternately, functions as receive clock when operating as serial ATM interface.
Narrowband Interface				
TNBDAT	Transmit NB data	I	(2)	During specified time slots, a selected clock source (TNBCLK, PEXTCLK, or DPLL recovered clock) samples data.
TNBCLK	Transmit NB clock	I	(2)	Normally, samples the NB transmits inputs: TNBDAT, TNBSYNC on the falling edge. Edge transition is selectable.

Signal	Name	I/O	PU/ PD ⁽¹⁾	Description
TNBSYNC	Transmit NB Multi Frame Sync	I/O	(4)	<p>When configured as an input, this signal resets the transmit NB time base during framed application and is ignored in unframed mode. This signal is internally delayed by a programmable bit and a frame offset to coincide with TNBDAT bit 0 frame 0. Optionally programmed to mark either frame or multiframe boundaries.</p> <p>When configured as an output, this signal is active high for internal transmit NB MF sync.</p>
RNBDAT	Receive NB Data	O	—	During specified time slots, data is clocked out by RNBCLK. This pin can be optionally three-stated during inactive timeslots or when the DSL framer is bypassed.
RNBCLK	Receive NB Clock	O	—	Clocks the PCM receive outputs: RPDAT, RPNSYNC, and RPDROP. Normally derived by the internal clock recovery (DPLL). Can be derived by PEXTCLK or TNBCLK.
RNBSYNC	Receive NB Multiframe Sync	O	—	Active high output from the receive timebase. Optionally, programmed to mark either frame or multiframe boundaries during framed application.
RNBDROP	Receive NB Data Drop Indicator	O	—	Active high output indicates when specific receive NB time slots are present on RNBDAT. Time slot size can be one, two, four, or eight bits long. This pin also controls the three-state output enable of RNBDAT. Used when more than one NB port is connected to the NB system bus.
UTOPIA Interface				
ATM_RX_ADDR[0–4]	—	I	(2)	Functions as the address of the PHY device being selected for reception. Address 11111 (31 decimal) indicates a null PHY port.
ATM_RX_CLAV	—	O	—	Indicates a FIFO empty condition or cell available condition.
ATM_RX_DATA[0–15]	—	O	—	Receives data output to the ATM Layer.
ATM_RX_ENB	—	I	(3)	Enables data reception when asserted low.
ATM_RX_CLK	—	I	(2)	Clocks ATM_RX_DATA on the falling edge.
ATM_RX_PRTY	—	O	—	<p>This pin is the parity calculated over the ATM_RX_DATA bus. Parity can be checked over ATM_RX_DATA [0–7] or ATM_RX_DATA [8–15].</p> <p>This pin can represent either even or odd parity.</p>
ATM_RX_SOC	—	O	—	Indicates the first byte of valid cell data transmitted when asserted high.
ATM_TX_ADDR[0–4]	—	I	(2)	Functions as the address of the PHY device being selected for transmission. Address 11111 (31 decimal) indicates a null PHY port.
ATM_TX_CLAV	—	O	—	Indicates a FIFO full condition or cell available condition.
ATM_TX_DATA[0–15]	—	I	(2)	Transmits data from the ATM layer.
ATM_TX_ENB	—	I	(3)	Enables data transmission when asserted low.

Signal	Name	I/O	PU/ PD ⁽¹⁾	Description
ATM_TX_CLK	—	I	(2)	Used to sample ATM_TX_DATA on the falling edge.
ATM_TX_PRTY	—	I	(2)	This pin is the parity calculated over the ATM_TX_DATA bus. Parity can be checked over ATM_TX_DATA [0–7] or ATM_TX_DATA [8–15]. This pin can represent either even or odd parity.
ATM_TX_SOC	—	I	(2)	Indicates the first byte of valid cell data transmitted when asserted high.
HDSL Interface				
RHAUX	Receive Auxiliary Data	O	—	After descrambling, RHDAT is provided as an auxiliary channel and clocked out by HXCLK.
RHMARK	Receive Auxiliary Data Mark	O	—	Active high output indicates when specific DSL time slots are present on RHAUX. Optionally, this output provides gated HXCLK instead.
THAUX	Transmit Auxiliary Data	I	(2)	Alternate source of DSL transmit data. TAUX is mapped into selected DSL time slots when THLOAD is active.
THLOAD	Transmit Auxiliary Data Load	O	—	Active high output indicates when specific DSL time slots will be replaced by THAUX. Optionally, this pin provides gated HXCLK instead.
DSLSYNCI	DSL Reference Sync In	I	(2)	Used in multipair configuration to select the internal RDSL_REF_SEL for DPLL phase reference and RH_BSP reset. Alternatively, can be used as ATM one second input.
DSLSYNCO	DSL Reference Sync Out	O	—	The selected DSL sync for DPLL reference and RH_BSP reset is output in DSLSYNCO to allow cascading the framers in multipair configuration. Alternatively, can be used as ATM one second output.
Configuration Pins				
BOOT	BOOT Configuration Pin	I	—	See Section 5.3.
Reset				
RST	Reset	I	—	Asynchronous active-low input that places the device in an inactive state. This resets the DSP and internal 8051 blocks. This pin should be connected to the host processor's RST_OUT.
AFE Interface				
AFE_CLK	—		—	19–27 MHz AFE clock (always running). Connects directly to AFE pin AFE_CLK.
AFE_RST	—	O	—	Active-high output reset signal. Connects directly to AFE pin AFE_RST.
AFE_TX_SYNC	—	O	—	Tx serial data sync. Connects directly to AFE pin AFE_TX_SYNC.
AFE_RX_SYNC	—	O	—	Rx serial data sync. Connects directly to AFE pin AFE_RX_SYNC.

Signal	Name	I/O	PU/ PD ⁽¹⁾	Description
AFE_TX_SER1	—	O	—	Serial TX data sample one. Connects directly to AFE pin AFE_TX_SER1.
AFE_TX_SER2	—	O	—	Serial TX data sample two. Connects directly to AFE pin AFE_TX_SER2.
AFE_RX_SER1	—	I	—	Serial RX data sample one. Connects directly to AFE pin AFE_RX_SER1.
AFE_RX_SER2	—	I	—	Serial RX data sample two. Connects directly to AFE pin AFE_RX_SER2.
AFE_CTRL_DATA	—	I/O	—	Serial control data input/output. Connects directly to AFE pin AFE_CTRL_DATA.
Host Port RAM Interface				
HP_ADR[0–9]	Host Port Address	I	—	Host port RAM address bits 0–9.
HP_DAT[0–7]	Host Port Data	I/O	⁽⁴⁾	Host port RAM data bits 0–7.
HP_CS	Host Port Chip Select	I	⁽²⁾	Host port RAM chip-select. Active-low.
HP_WE	Host Port Write Enable	I	⁽²⁾	Host port RAM write enable. Active-low.
HP_OE	Host Port Output Enable	I	⁽²⁾	Host port RAM output enable. Active-low.
HP_INT	Host Port External Interrupt	O	—	Active-low interrupt that signifies the API protocol is complete. This output is inactive (high) state when reset is applied to the device.
HP_CLK	Host Port Clock	I	⁽²⁾	Host port data, address, and control signal clock.
Serial Port Interface				
P12_RXD1	Debug Rx Data	I	—	Debug receive data.
P13_TXD1	Debug Tx Data	O	—	Debug transmit data.
P30_RXD0	RS232 Rx Data	I	—	UIP interface receive data.
P31_TXD0	RS232 Tx Data	O	—	UIP interface transmit data.
JTAG Interface				
TRST	Test Port Reset	I	PU	Active-low resets the TAP controller. If JTAG is not used, this pin should be tied high.
TDI	Test Data In	I	PU	JTAG test data input per <i>IEEE Std. 1149.1-1993</i> . Used for loading all serial instructions and data into internal test logic. Sampled on the rising edge of TCK. TDI can be left unconnected when not being used because it is internally pulled high.
TDO	Test Data Out	O	—	JTAG test data input per <i>IEEE Std. 1149.1-1993</i> . Three-state output used for reading all serial configuration and test data from internal test logic. Updated on the falling edge of TCK.
TCK	Test Clock	I	—	JTAG test data input per <i>IEEE Std. 1149.1-1993</i> . Used for all test interface and internal test logic operations. If unused, TCK should be pulled low.

Signal	Name	I/O	PU/ PD ⁽¹⁾	Description
TMS	Test Mode Select	I	PU	JTAG test data input per <i>IEEE Std. 1149.1-1993</i> . Input signal used to control the test logic state machine. Sampled on the rising edge of TCK. TMS can be left unconnected when not being used because it is internally pulled high.
Miscellaneous and Test Modes				
TESTMODE	—	I	—	Must be tied low (to GND).
TEST_E	—	I	—	Must be tied low (to GND).
NC1	—	I	—	Must be tied low (to GND).
TEST_AD0	—	I	—	Must be tied low with an external resistor.
TEST_AD1	—	I	—	Must be tied low with an external resistor.
TEST_AD2	—	I	—	Must be tied low with an external resistor.
NC2	—	I	—	Must be tied low (to GND).

FOOTNOTE:

- (1) Internally Pulled-Up (PU) or Pulled-Down (PD) with a 50–200 KΩ resistor.
- (2) When pin is not used, it should be externally tied low.
- (3) When pin is not used it should be externally tied high.
- (4) When pin is not used, it should be externally tied by a resister to high.



7.0 Electrical and Mechanical Specifications

7.1 Specifications for the ZipWirePlus Transceiver/ Framer

7.1.1 Recommended Operating Conditions

Table 7-1. Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
DSP 3.3 V Input/Output Supply	VIO	3.15	3.3	3.45	V
DSP 1.8 V Digital Core	VDD	1.71	1.80	1.89	V

7.1.2

Recommended Power Sequencing with M28927

Power up sequencing involves the order of powering up the IO and core supplies and the period of time between powering up these supplies.

The M28927 consists of the following voltages

- VA12 - AFE 12.0 V Analog Supply
- VA33 - AFE 3.3 V Analog Supply
- VD33 - AFE 3.3 V Digital Supply

The recommended sequence for the M28945 is as follows:

- 5.0 V (VGNN)
- 3.3 V (VDDO, VD33 and VA33)
- 1.8 V (VDD)

There is no minimum or maximum time between supplies.

The sequencing of the 12.0 V (VA12) is not critical.

The M28947 contains power sequencing protection, which will place the output drivers in a high impedances state when the IO supply (3.3 V) is detected and place the output drivers in a low impedance state when the core supply (1.8 V) is detected. Without this power sequencing protection, when the IO supply (3.3 V) is powered up first, the output drivers can be in an indeterminate state until the core supply (1.8 V) is powered up. If this indeterminate state lasts long enough (several ms) then the unknown state of the output drivers can cause system problems.

This power sequencing protection does not remove the requirement for the above power sequence. If the above power sequence is not followed, there will be potentially a large forward bias current drawn until the IO supply (3.3 V) is powered up. This can cause a reliability issue.

7.1.3

Absolute Maximum Ratings

Table 7-2. Absolute Maximum Ratings

Parameter	Symbol	Min	Typ	Max	Units
VIO	VIO	-0.3	3.3	4.6	V
VDD	VDD	-0.3	1.8	2.5 V	V
Voltage on any Signal Pin	—	GND-0.3	—	VIO + 0.3	V
Input Current, any pin except supplies	IMAX	—	—	±10	mA
Digital Input Voltage for Transceiver and Framer	—	-0.3	—	V _{GNN} +0.3	V
Ambient Operating Temperature	T _A	-40	25	+85	°C
Junction Temperature	T _J	—	—	125	°C
Storage Temperature (ambient)	T _{SA}	-65	—	150	°C
Soldering Temperature	TSOL	-65	—	260	°C
Vapor Phase Soldering	TVSOL	-65	—	220	°C

Parameter	Symbol	Min	Typ	Max	Units
Air Flow	0	—	0	—	L.F.P.M.

CAUTION **GENERAL NOTE:** Operation beyond these limits may cause permanent damage to the device. Normal operation is not guaranteed at these extreme conditions.

7.2 Thermal Characteristics

7.2.1 ZipWirePlus Transceiver/Framer

For the 13 × 13 mm FPBGA (transceiver/framer) with 0 m/s of airflow, $\theta_{JA} \sim 44 \text{ }^{\circ}\text{C/W}$.

For the 176-pin LQFP (transceiver/framer) with 0 m/s of airflow, $\theta_{JA} \sim 32 \text{ }^{\circ}\text{C/W}$.

7.3 Specifications for ZipWirePlus Transceiver/Framer Only

7.3.1 Power Dissipation

Table 7-3 shows the breakdown for the ZipWirePlus transceiver/framer power dissipation.

Table 7-3. ZipWirePlus Transceiver/Framer Power Dissipation

Parameter	Symbol	Min	Typ	Max	Units
DSP/Framer, +1.8 V 192 kbps 1,168 kbps 1,552 kbps 2,320 kbps	PD _{DSP 1.8}	—	130 190 220 290	—	mW
DSP, +3.3 V 192 kbps 1,168 kbps 1,552 kbps 2,320 kbps	PD _{DSP 3.3}	—	18 18 20 25	—	mW

7.3.2 DC Characteristics

Table 7-4 lists the transceiver's DC characteristics.

Table 7-4. Transceiver/Framer DC Characteristics


Parameter	Symbol	Min	Typ	Max	Units
Digital Inputs					
Input High Voltage	V _{IH}	2.0	—	V _{GNN} +0.25	V
Input Low Voltage	V _{IL}	0	—	0.8	V
Input Leakage Current	I _{IL} /I _{IH}	-40	—	40	nA
Input Capacitance	C _{IN}	—	—	—	pF
Digital Outputs					
Output High Voltage	V _{OH}	2.4	—	3.3	V
Output Low Voltage	V _{OL}	—	—	0.4	V
Three-State Output Leakage	I _{LK}	-40	—	40	nA
Output Capacitance	C _{OUT}	—	—	—	pF
Digital Bi-directionals					
Three-State Output Leakage	I _{LK}	—	—	—	nA
Input/Output Capacitance	C _{INOUT}	—	—	—	pF

7.3.3


Host Port RAM Interface Timing

Figure 7-1 and Figure 7-2 illustrate the host port RAM interface timing. Table 7-5 lists the host port RAM interface timing.

Figure 7-1. Host Port Write Cycle Timing



101083_071

Figure 7-2. Host Port Read Cycle Timing

101083_072

Table 7-5. Host Port Timing

Symbol	Parameter	Minimum	Maximum	Units
t_{cp}	Host port clock period	18	—	ns
t_{sc}	Chip select setup to hp_clk	1	—	ns
t_{hc}	Chip select hold after hp_clk	2	—	ns
t_{sw}	Write enable setup to hp_clk	1	—	ns
t_{hw}	Write enable hold after hp_clk	2	—	ns
t_{sd}	Data setup to hp_clk	2	—	ns
t_{hd}	Data hold after hp_clk	2	—	ns
t_{sa}	Address setup to hp_clk	1	—	ns
t_{ha}	Address hold after hp_clk	2	—	ns
T_{ra}	Read access time	—	8	ns
T_{zo}	Output enable to data driven	—	5	ns
T_{oz}	Output enable to data three-state	6	—	ns

7.3.4 DSL Framer Timing Requirements

Figure 7-3. Input Clock Requirements




Table 7-6: Input Clock Timing

Symbol	Parameter	Minimum	Maximum	Units
—	TPCLK, PEXTCLK, TNBCLK	—	—	—
$1/T_p$	Frequency	0.192	8.192	MHz
T_h	Clock Width High	21.7	—	ns
T_l	Clock Width Low	21.7	—	ns
T_r	Clock Rise Time	—	20	ns
T_f	Clock Fall Time	—	20	ns

Figure 7-4. Input Setup and Hold Requirements




Table 7-7: Input Setup and Hold Timing

Symbol	Parameter	Minimum	Maximum	Units
—	TPDAT, TPINSDAT, TPMFSYNC, TNBDAT, TNBSYNC, SIF_TX_DATA, SIF_TX_SOC	—	—	—
T_s	Input Setup Time	35	—	ns
T_{hid}	Input Hold Time	10	—	ns

7.3.5 DSL Framer Switching Characteristics

Figure 7-5. Output Characteristics





Table 7-8: Output Timing

Symbol	Parameter	Minimum	Maximum	Units
—	RPCLK, RPDPLLCLK, RNBCLK, SIF_RX_CLK, SIF_RX_CLK	—	—	—
$1/T_p$	Frequency	0.192	8.192	MHz
T_h	Clock Width High	$T_p/2 - 20$	$T_p/2 + 20$	ns
T_l	Clock Width Low	$T_p/2 - 20$	$T_p/2 + 20$	ns
T_r	Clock Rise Time	—	15	ns
T_f	Clock Fall Time	—	15	ns
—	RPDAT, RPDROP, RPMFSYNC, TPMFSYNC, SIF_RX_DATA, SIF_RX_SOC	—	—	—
T_{hld}	Output Data Hold	0	—	ns
T_{dly}	Output Data Delay	—	25	ns

7.3.6 UTOPIA Interface Timing

Figure 7-6 through Figure 7-7 and Table 7-9 through Table 7-10 show the timing requirements and characteristics of the UTOPIA interface.

Figure 7-6. UTOPIA Transmit Timing Diagram



500015_103

Table 7-9. UTOPIA Transmit Timing Table

Label	Parameter	Minimum	Maximum	Units
t_{pwl}	Pulse width low, ATM_TX_CLK	8	—	ns
t_{pwh}	Pulse width high, ATM_TX_CLK	8	—	ns
t_{per}	Period, ATM_TX_CLK	20	—	ns
t_{s1}	Setup, ATM_TX_ENB# to the rising edge of ATM_TX_CLK	4	—	ns
t_{h1}	Hold, ATM_TX_ENB# from the rising edge of ATM_TX_CLK	1	—	ns
t_{s2}	Setup, ATM_TX_ADDR to the rising edge of ATM_TX_CLK	4	—	ns
t_{h2}	Hold, ATM_TX_ADDR from the rising edge of ATM_TX_CLK	1	—	ns
t_{s3}	Setup, ATM_TX_DATA to the rising edge of ATM_TX_CLK	4	—	ns
t_{h3}	Hold, ATM_TX_DATA from the rising edge of ATM_TX_CLK	1	—	ns
t_{s4}	Setup, ATM_TX_PRTY to the rising edge of ATM_TX_CLK	4	—	ns
t_{h4}	Hold, ATM_TX_PRTY from the rising edge of ATM_TX_CLK	1	—	ns
t_{s5}	Setup, ATM_TX_SOC to the rising edge of ATM_TX_CLK	4	—	ns
t_{h5}	Hold, ATM_TX_SOC from the rising edge of ATM_TX_CLK	1	—	ns
t_{en}	Enable, ATM_TX_CLAV from the rising edge of ATM_TX_CLK	1	4	ns
t_{pd}	Propagation delay, ATM_TX_CLAV from the rising edge of ATM_TX_CLK	1	9	ns
t_{dis}	Disable, ATM_TX_CLAV from the rising edge of ATM_TX_CLK	1	4	ns


Figure 7-7. UTOPIA Receive Timing Diagram

Table 7-10. UTOPIA Receive Timing Table


Label	Parameter	Minimum	Maximum	Units
t_{pwl}	Pulse width low, ATM_RX_CLK	8	—	ns
t_{pwh}	Pulse width high, ATM_RX_CLK	8	—	ns
t_{per}	Period, ATM_RX_CLK	20	—	ns
t_{s1}	Setup, ATM_RX_ENB# to the rising edge of ATM_RX_CLK	4	—	ns
t_{h1}	Hold, ATM_RX_ENB# from the rising edge of ATM_RX_CLK	1	—	ns
t_{s2}	Setup, ATM_RX_ADDR to the rising edge of ATM_RX_CLK	4	—	ns
t_{h2}	Hold, ATM_RX_ADDR from the rising edge of ATM_RX_CLK	1	—	ns
t_{en1}	Enable, ATM_RX_DATA[15:0] from the rising edge of ATM_RX_CLK	2	10	ns
t_{pd1}	Propagation Delay, ATM_RX_DATA[15:0] from the rising edge of ATM_RX_CLK	1	14	ns
t_{dis1}	Disable, ATM_RX_DATA[15:0] from the rising edge of ATM_RX_CLK	2	10	ns
t_{en2}	Enable, ATM_RX_PRTY from the rising edge of ATM_RX_CLK	2	10	ns
t_{pd2}	Propagation delay, ATM_RX_PRTY from the rising edge of ATM_RX_CLK	1	14	ns
t_{dis2}	Disable, ATM_RX_PRTY from the rising edge of ATM_RX_CLK	2	10	ns
t_{en3}	Enable, ATM_RX_SOC from the rising edge of ATM_RX_CLK	2	10	ns
t_{pd3}	Propagation delay, ATM_RX_SOC from the rising edge of ATM_RX_CLK	1	14	ns
t_{dis3}	Disable, ATM_RX_SOC from the rising edge of ATM_RX_CLK	2	10	ns
t_{en4}	Enable, ATM_RX_CLAV from the rising edge of ATM_RX_CLK	1	8	ns
t_{pd4}	Propagation delay, ATM_RX_CLAV from the rising edge of ATM_RX_CLK	1	8	ns
t_{dis4}	Disable, ATM_RX_CLAV from the rising edge of ATM_RX_CLK	1	8	ns

7.4 Mechanical Specifications

7.4.1 The 13 x 13 mm FPBGA

Figure 7-8 illustrates the 13 × 13 FPBGA for the DSP/Framer.

Figure 7-8. Package Outline for 13 x 13 FPBGA




101083_081

7.4.2 176-Pin LQFP

Figure 7-9 illustrates the 176-pin LQFP for the DSP/Framer.

Figure 7-9. Mechanical Drawing 176-Pin LQFP



This page intentionally left blank.



8.0 Appendix A - Power Consumption

Table 8-1 : Power Consumption of the M28945 in Idle Mode/Reset Stage

MODE	Current (mA)		DSP Power/Port (W)
	1.8VDD DSP Core	3.3VDDO DSP I/O	
Idle	86.00	5.20	0.172
Hold Reset	80.00	4.89	0.160

Table 8-2: Power Consumption of M28945 in G.hsdsI Mode at 9 kft (26 AWG) Loop in Annex A Symmetric Mode


DSL Line Rate (Kbps)	Current (mA)		DSP Power/Port (W)
	1.8VDD DSP Core	3.3VDDO DSP I/O	
144	n/a	n/a	n/a
200	65.00	4.95	0.133
208	65.00	4.95	0.133
272	68.00	4.97	0.139
392	73.00	5.01	0.148
400	73.00	5.01	0.148
528	79.00	5.05	0.159
776	90.00	5.13	0.179
784	91.00	5.15	0.181
1040	101.00	5.24	0.199
1168	105.00	5.27	0.206
1552	124.00	5.45	0.241
2056	144.00	5.58	0.278
2064	145.00	5.60	0.279
2312	161.00	5.80	0.309
2320	162.00	5.81	0.311

Table 8-3 : CO, Annex A, Asymmetric, 9 Kft 26 AWG

DSL Line Rate (Kbps)	Current (mA)		DSP Power/Port (W)
	1.8VDD DSP Core	3.3VDDO DSP I/O	
1552	123.00	5.45	0.239

Table 8-4 : CO, Annex B, Asymmetric, 9Kft 26 AWG

DSL Line Rate (Kbps)	Current (mA)		DSP Power/Port (W)
	1.8VDD DSP Core	3.3VDDO DSP I/O	
2056	142.00	5.58	0.274
2312	158.00	5.80	0.304



9.0 Appendix B – IDSL Frame Structure

The system supports the IDSL NT configuration. Figure 9-1 shows the basic structure of an DSL frame in which each frame is nominally 1.5 ms in length and consists of 240 bits.

A superframe consists of 8 basic frames where each basic frame is nominally 1.5 ms in length. The start of a basic frame is identified by a 18-bit synchronization word (SW). In addition to the SW, the basic frame consists of 216 2B+D user data bits and 6 overhead bits including indicator bits, CRC and EOC bits. PCM rate can be set to 64Kbps (B), 128Kbps (2B) or 144Kbps (2B+D).

		FRAMING	2B+D	Overhead bits ($M_1 - M_6$)					
Quat positions	1-9	10-117	118s	118m	119s	119m	120s	120m	
Bit positions	1-18	19-234	235	236	237	238	239	240	
Superframe #	Basic frame #	Synch word	2B+D	M_{1s}	M_{1m}	M_{2s}	M_{2m}	M_{3s}	M_{3m}
	1	ISW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	act	1
	2	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	dea	1
	3	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	1	crc _{s1}
	4	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	1	crc _{s2}
	5	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	1	crc _{s3}
	6	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	1	crc _{s4}
	7	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	uoa	crc _{s5}
	8	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	alb	crc _{s6}
B, C, ...									

a) Network → NT

		FRAMING	2B+D	Overhead bits ($M_1 - M_6$)					
Quat positions	1-9	10-117	118s	118m	119s	119m	120s	120m	
Bit positions	1-18	19-234	235	236	237	238	239	240	
Superframe #	Basic frame #	Synch word	2B+D	M_{1s}	M_{1m}	M_{2s}	M_{2m}	M_{3s}	M_{3m}
	1	ISW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	act	1
	2	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	ps ₁	1
	3	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	ps ₂	crc _{s1}
	4	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	ntm	crc _{s2}
	5	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	cso	crc _{s3}
	6	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	1	crc _{s4}
	7	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	sal	crc _{s5}
	8	SW	2B+D	eoc _{s1}	eoc _{m1}	eoc _{s2}	eoc _{m2}	1*	crc _{s6}
2, 3, ...									

b) NT → Network

Symbols and abbreviations	ntm = NT in test mode bit (set = 0 to indicate test mode)
act = start-up bit (set = 1 during start-up)	ps ₁ , ps ₂ = power status bits (set = 0 to indicate power problems)
alb = alarm indication bit (set = 0 to indicate interruption)	quat = pair of bits forming quaternary symbol
crc = cyclic redundancy check: covers 2B+D & M_i	s = sign bit (first in quat)
1 = most significant bit	m = magnitude bit (second in quat)
2 = next most significant bit	sal = S-activation-indic. bit (optional, set = 1 for S/T activity)
etc.	uoa = U-only-activation bit (optional, set = 1 to activate S/T)
cso = cold-start-only bit (set = 1 to indicate cold-start-only)	"1" = reserved bit for future standard (set = 1)
dea = turn-off bit (set = 0 to announce turn-off)	"1*" = network indicator bit (reserved for network use, set = 1)
eoc = embedded operations channel	2B+D = user data, bits 19-234 in frame
a = address bit	M = M-channel, bits 235-240 in frame
dm = data/message indicator (0 = data, 1 = message)	SW/ISW = synchronization word/inverted synchronization word, bits 1-19 in frame
I= Information (data or message)	
febe = far end block error bit (set = 0 for errored superframe)	

NOTES

- 8×1.5 ms basic frames → 12 ms superframe
- NT-to-network superframe delay offset from network-to-NT superframe by 60 ± 2 quats (about 0.75 ms).
- All bits other than the synch word are scrambled.

Figure 14 – 2B1Q superframe technique and overhead bit assignments

Figure 9-1 IDSL Frame Structure



10.0 Appendix B - G.Shdsl Transmit PSD Masks

10.1 Annex A

10.1.1 Symmetric

Payload Data Rate R (Kb/s)	K_{shdsl}	P_{shdsl}
$R < 1536$	7.86	$P1(R) \leq P_{shdsl} \leq 13.5$
$R = 1536$ or $R = 1544$	8.32	13.5
$R > 1544$	7.86	13.5

$$P1(R) = 0.3486 \cdot \log_2(1000 \cdot R + 8000) + 6.06 \text{ (dBm)}$$

10.1.2 Asymmetric

Payload Data Rate R (Kb/s)	Terminal Type	P_{shdsl}
$R = 1536$ or $R = 1544$	HTUC	16.8
	HTUR	16.5
$R = 768$ or $R = 776$	HTUC	14.1
	HTUR	14.1

10.2 Annex B

10.2.1 Symmetric


Payload Data Rate R (Kb/s)	K_{shdsl}	P_{shdsl}
$R < 2048$	7.86	$P1(R) \leq P_{shdsl} \leq 13.5$
$R \geq 2048$	9.90	14.5

$$P1(R) = 0.3486 \cdot \log_2(1000 \cdot R + 8000) + 6.06 \text{ (dBm)}$$

10.2.2 Asymmetric

Payload Data Rate R (Kb/s)	Terminal Type	K_{shdsl}	P_{shdsl}
$R = 2048$	HTUC	16.86	16.25
	HTUR	15.66	16.50
$R = 2304$	HTUC	12.48	14.75
	HTUR	11.74	15.25

NOTE: The transmit power in data state should be $P_{shdsl} \pm 0.5dBm$



11.0 Appendix C - Surface Mount Application Note—FPBGA Package Family

11.1 Purpose

The Fine Pitch Ball Grid Array (FPBGA) package features a laminate BGA substrate with solder balls on a 1.0 mm or finer ball pitch. To make optimum use of this near chip scale package, the PWB must be designed with this technology in mind. This application note will focus on the specifics of integrating the FPBGA into the PWB design.

11.2 Solder Pad Geometry

For portable product applications where mechanical shock may occur, it is critical that the adhesion between the solder joint pads and the core material of the PWB does not fail. In order to overcome this failure mode, it is recommended that solder mask defined (SMD) pads be used. Table 11-1 shows the recommended solder joint pad diameter and solder mask opening diameter. Figure 11-1 shows a typical solder joint pad with dog bone trace to via. If micro via (150 µm or less) technology is available, the microvia can be placed directly in the solder joint pad. The recommended pad geometry is given in Figure 11-2.

Table 11-1: Recommended Pad Geometry

Solder Ball Pitch	Solder Ball Diameter	Solder Pad Diameter (D1)	Solder Mask Opening (D2)
1.0 mm	0.50 mm	0.53 mm	0.38 mm
0.8 mm	0.46 mm	0.45 mm	0.30 mm
0.5 mm	0.35 mm	0.35 mm	0.20 mm

Figure 11-1: Recommended SMD Pad Geometry using Standard via Technology






Figure 11-2: Recommended SMD Pad Geometry using Micro via Technology



11.3 Solder Stencil Determination

Solder and solder paste volume control is critical for SMT assembly of FPBGA packages onto the PWB. Stencil thickness and aperture openings should be optimized according to the optimal solder volume. In general, FPBGA packages can be reflowed on boards using a range of stencil thickness from 4 to 6 mils. Stencil thickness smaller than 4 mils should be avoided to prevent insufficient solder joint volume. To minimize the risk of shorting adjacent solder balls, it is suggested that the aperture opening for the solder pads be reduced to 2 mils smaller in diameter than the solder mask opening. See Figure 11-1 for detail. In general, the thicker the stencil, the smaller the aperture should be.

Figure 11-3: Recommended Stencil Aperture Opening for the FPBGA Solder Pad




11.4 Solder Reflow Profile

Standard no-clean solder paste is generally recommended. If another type of flux is used, complete removal of flux residual may be necessary. Standard SMT reflow profiles can be used to surface mount the FPBGA packages to the PWB. A range of recommended parameters for the SMT reflow profile is listed in Table 11-2. Additional soak time and slower preheating time may be required to improve the outgassing of solder paste during SMT reflow.

Table 11-2: Recommended SMT Reflow Profile

Preheat Slope (ambient to 120 C)	1–2 C/sec	Test Package	12x12-160 pin, 0.8 pitch
Soak Slope (120 to 183 C)	0.3–0.6 C/sec	PWB	FR4
Time above reflow (> 183 C)	50–80 sec	Solder Paste	No-clean Sn63Pb37
Peak Temperature	220 +/- 5 C	—	—
Cooling Rate	< 6 C/sec	—	—
Stencil	SS laser-cut, 5-mil thickness, trapezoidal	—	—

Figure 11-4: Typical Temperature Profile for Surface Mount of FPBGA



12.0 Appendix D - Surface Mount Application Note—ELQFP Package Family

12.1 Purpose


The ELQFP package features an exposed die paddle to improve both thermal and electrical performance. To make optimum use of these performance improvements, the PWB must be designed with this technology in mind. This application note focuses on the specifics of integrating the ELQFP with the PWB design.

12.2 Center Pad Geometry

To take advantage of ELQFP performance improvements, a solder-tinned-copper pad with thermal vias is required on the PWB. The pad size should be at least 0.25 mm larger on all sides than the dimensioned exposed pad on the device technical specification sheet with the solder mask opening equal to the dimensioned exposed pad on the sheet. The result is a solder mask defined pad.

An array of 0.33 mm diameter thermal vias plated with 1 oz. copper should be placed within the exposed region of the pad and shorted to the ground plane of the PWB. This thermal via pattern represents a copper cross section in the barrel of the thermal via of approximately 1% of the total center pad area. If the plating thickness is not sufficient to effectively plug the barrel of the via when plated, then solder mask should be used to cap the vias with a dimension equal to the via diameter +0.1 mm minimum. This will prevent the solder from being wicked through the thermal via and potentially creating a solder void in the region between the package bottom and the center pad on the surface of the PWB. Figure 12-1 shows the copper pad footprint, thermal vias and the solder mask opening defining the center pad.

Figure 12-1: Top Metalization and Solder Mask Definition for the 48ld ELQFP, where A = B = 7.40 mm, C = 0.50 mm, D = 0.25 mm, E = 1.00 mm, and F = 4.70 mm



12.3 Solder Stencil Determination

A general guideline would be to use the thickest solder stencil that works well for the products being assembled for the most process margin in assembling thermally enhanced packages to a PWB. A standoff height of 2.0 to 4.2 mils provides good solder joints for both the leads and the center pad. This is achieved using a stencil thickness of 5, 6, or 7 mils.


12.4 Solder Reflow Profile

The ELQFP reflow profile for board assembly does not have to be modified from the standard LQFP reflow profile because the construction of the package does not add thermal mass. Additional, the only new thermal load is due to the increased solder area between the exposed die pad on the package and the center pad on the PWB. A range of recommended parameters for the SMT reflow profile is listed in Table 12-1. Additional soak time and slower preheating time may be required to improve the outgassing of solder paste during SMT reflow. Figure 12-2 shows a typical reflow profile for the 48 pin ELQFP.

Table 12-1: Recommended SMT Reflow Profile

Preheat Slope (ambient to 120 C)	1–2 C/sec	Test Package	48 pin ELQFP
Soak Slope (120 to 183 C)	0.3–0.6 C/sec	PWB	FR4
Time above reflow (>183 C)	50–80 sec	Solder Paste	No-clean
—	Sn63Pb37	—	—
Peak Temperature	220 +/- 5 C	—	—
Cooling Rate	< 6 C/sec	—	—
Stencil SS laser-cut, 5-mil thickness	—	—	—

Figure 12-2: Typical Temperature Profile for Surface Mount of ELQFP



This page intentionally left blank.



13.0 Appendix E - Acronyms and Abbreviations

ADC (A/D)	Analog-to-Digital Converter
AFE	Analog Front End
AIS	Alarm Indication Signal
ANSI	American National Standards Institute
API	Application Programming Interface
ATM-TC	Asynchronous Transfer Mode-Transmission Convergence
BER	Bit Error Rate
BGA	Ball Grid Array
BP	Bit Pump
BPV	Bipolar Violation
BT	Bit Pump Transceiver
CAS	Channel Associated Signaling
Channel Unit	HDSL Framer (name comes from HDSL1 Framer)
CRC-N	Cyclic Redundancy Check-N
CU	Channel Unit or HDSL Framer
DAC (D/A)	Digital-to-Analog Converter
DFE	Decision Feedback Equalizer
DIP	Dual In-Line Package
Downstream	From the HTU-C towards the HTU-R (includes regenerators)
DPLL	Digital Phase Lock Loop
DSD	DSL Sync Detector
DSL	Digital Subscriber Line
DSL Framer	ZipWirePlus DSL Framer Block
DSP	Digital Signal Processor
EC	Echo Canceller
EOC	Embedded Operations Channel

ETQFP	Exposed Pad Twin Quad Flat Pack
ETSI	European Telecommunications Standards Institute
EVM	Evaluation Module
FEBE	Far End Block Error (the far end reported a CRC error)
FEXT	Far End Cross Talk
FFE	Feed Forward Equalizer
FIFO	First-In First-Out
FPBGA	Fine Pitch Ball Grid Array
FR	Framer
H2TU	HDSL2 Terminal Unit
HDLC	High-Level Data Link Controller
HDSL	High-Bit-Rate Digital Subscriber Line
HEC	Head Error Control
HTU	HDSL Terminal Unit
HTU-C or COT or LTU	Central Office Terminal or Local Terminal Unit
HTU-R or RT or NTU	Remote Terminal or Network Terminal Unit
LED	Light Emitting Diode
ITU	International Telecommunications Union
LOS	Loss of Signal
LQFP	Low Profile Quad Flat Pack
MPU	Micro Processor Unit
NEXT	Near End Cross Talk
NNI	Network Node Interface
NP0	Negative Positive Zero
OOF	Out of Frame
P2MP	Point to Multipoint
PAM	Pulse Amplitude Modulation
PCM	Pulse Code Modulation
PLL	Phase Lock Loop
PPM	Parts per Million
PRA	Primary Rate Access
PRBS	Pseudo-Random Bit Sequence
PSD	Power Spectral Density
RAM	Random Access Memory

ROM	Read Only Memory
SBID	Stuff Bit ID
SES	Severe Error Second
SIF	Serial Interface
STP	Serial Test Port
TC	Transmission Convergence
TCM	Time Code Modulation
TQFP	Thin Quad Flat Pack
Transceiver	ZipWirePlus DSP/Transceiver Block
UART	Universal Asynchronous Receive Transmit
UIP	User Interface Program
UNI	User Network Interface
Upstream	From the HTU-R towards the HTU-C (includes regenerators)
UTOPIA	Universal Test and Operations PHY Interface for ATM
WL	Water Level



www.mindspeed.com

General Information:

U.S. and Canada: (800) 854-8099
International: (949) 483-6996
Headquarters - Newport Beach
4311 Jamboree Rd. P.O. Box C
Newport Beach, CA. 92658