

# M28945/46/47/50 Non-conformance Information

## Product Bulletin

**Products Affected:** M28945, M28946, M28947 and M28950

### *CLAD Malfunction*

#### **Description:**

During G.shdsl mode training, one out of million times the Clock Rate Adapter block (CLAD) may generate a higher frequency clock, which will result in malfunction of the CLAD block or the device itself.

#### **Scenario 1: Host interface functions normally but CLAD block fails**

#### **Workaround:**

If the device fails to activate within ten retries, self-test will be performed inside the device to detect the CLAD lockup. If the self-test fails, the host port ram register 0x3C0 bit 5 will be set to a 1, equivalent to API 0x85 (DSL\_STATUS). Upon detecting the bit the host processor should assert the reset pin on the device and download the firmware code. See reference API 0x85 as described below.

#### **Scenario 2: Device lockup**

#### **Workaround:**

If the device fails to acknowledge the api commands, the host processor should assert the reset pin on the device and download the firmware code.

DSL Status			C	R
This command queries the DSL Status registers. These status bytes provide dynamic information about the ZipWirePlus system.				
C Constant	Opcode	Type	Incoming Bytes	Outgoing Bytes
_DSL_STATUS	0x85	Status	1	8
Incoming Parameters				
Byte	Content	Description		
1	Reserved	Set to 0x00 for future compatibility.		
Outgoing Parameters				
1	STATUS_1	The STATUS_1 contains basic status of the system. The Host Processor should only be required to poll this one status register to see if the system is functioning, i.e., simple Go / No Go. See <i>STATUS_1: DSL Status Bit Definitions</i> for complete definition.		
<b>STATUS_1: DSL Status Bit Definitions</b>				
Status_1 Bit	Description	Bit Definition		
7-6	Activation Status	00 = Idle (_ASM_STAT_IDLE) 01 = Normal Operation (_ASM_STAT_SUCCESS) 10 = Deactivated (_ASM_STAT_DEACTIVATED) 11 = In-Progress (_ASM_STAT_IN_PROGRESS)		
5	Fatal Error	0 = No 1 = Yes		
4	NMR OKLine Quality	0 = No (poor line quality) 1 = Yes (good line quality)		
3	Reserved	Reserved		
2	LOS Loss of Sync Word	0 = No 1 = Yes		
1	Reserved	Reserved		
0	LOS Loss of Signal	0 = No 1 = Yes		

2	STATUS_2	This byte contains ATM Operation and Maintenance (OAM) Parameters.		
		<b>STATUS_2: OAM Bit Definition</b>		
		<b>Status_2 Bit</b>	<b>Description</b>	<b>Bit Definition</b>
		7-3	Reserved	Reserved.
		2	<i>nlcd</i> : Near-End Loss of Cell Delineation failure.	0 = No 1 = Yes
		1	<i>nclcd</i> : Near-end Loss of Cell Delineation defect.	0 = No 1 = Yes
		0	<i>nhec</i> : Near-end Header Error Control anomaly.	0 = No 1 = Yes
3	STATUS_3	See <i>STATUS_3: Startup Failure Status Bit Definition</i> for a list of the Startup Failure Status bit definitions.		
		<b>STATUS_3: Startup Failure Status Bit Definition</b>		
		<b>Status_3 Bit</b>	<b>Description</b>	<b>Bit Definition</b>
		7	Activation Time-Out.	0 = No 1 = Yes
		6	Failed 3 (or n) consecutive startup attempts. N is an API command.	0 = No 1 = Yes
		5-4	Reserved.	Reserved.
		3-0	Activation FailureResult will be latched until next successful or failed startup attempt.	0 = None 1 = Bad NMR 2 = Unable to Frequency Lock 3 = Failed Pre-Activation Startup 4 = Unable to detect Sync Word 5 = Failed Pair ID

4	STATUS_4	See <i>STATUS_4: DSL Framer Status Bit Definitions</i> for a list of DSL Framer Status bit definitions.		
		<b>STATUS_4: DSL Framer Status Bit Definitions</b>		
		Status_4 Bit	Description	Bit Definition
		7-6	DSL Sync State.	00 = Out-of-Sync 01 = Acquiring Sync 10 = In-Sync 11 = Losing Sync
		5	Tip/Ring Reversal	0 = No 1 = Yes
		4	Receive FIFO Error.	0 = No 1 = Yes
		3	Transmit FIFO Error.	0 = No 1 = Yes
		2	Transmit Stuff Error.	0 = No 1 = Yes
		1	DPLL Erroronly valid in DPLL Closed Loop mode.	0 = No 1 = Yes
		0	DPLL Lockedonly valid in DPLL Closed Loop mode.	0 = Not locked 1 = Locked, DPLL Stable
5	STATUS_5	See <i>STATUS_5: ATM PHY Status Bit Definitions</i> for a list of ATM PHY status bit definitions.		
		<b>STATUS_5: ATM PHY Status Bit Definitions</b>		
		Status_5 Bit	Description	Bit Definition
		7	Parity error	0 = No 1 = Yes
		6	SOCStart of Cell error	Reserved
		5	Transmit FIFO overflow error	0 = No 1 = Yes
		4	Receive FIFO overflow error	0 = No 1 = Yes
		3	Cell Sent	0 = No 1 = Yes
		2	Bus Conflict error	0 = No 1 = Yes
		1	Reserved	0 = No 1 = Yes
0	LOCD Loss of cell delineation.	0 = No 1 = Yes		

6	STATUS_6	DSL Framer status bit definitions		
		<b>STATUS_6: DSL Framer status bit definitions</b>		
		<b>Status_8 Bit</b>	<b>Description</b>	<b>Bit Definition</b>
		7-2	Reserved.	Reserved
		1	Invalid TNBCLK Detected	0 = No 1 = Yes
		0	Invalid TPCLK Detected	0 = No 1 = Yes
7	STATUS_7	Reserved.		
8	STATUS_8	Unsolicited Interrupt Bit Definitions. See also _DSL_INTR_HOST_MASK (opcode 0x50)		
		<b>STATUS_8: Unsolicited Interrupt Bit Definitions</b>		
		<b>Status_8 Bit</b>	<b>Description</b>	<b>Bit Definition</b>
		7-4	Reserved.	Reserved
		3	Dying Gasp -- If HTU-R has a power failure, HTU-R sends power status indicator bits (active low) to HTU-C. HTU-C will report dying gasp unsolicited interrupt to the host	0 = No 1 = Yes
		2	Reserved	Reserved
		1	Activation State Manager (ASM) Transition this bit is set when the ASM transitions into the Activate State (normal operation) or when the ASM transitions from the Pending State to the Deactivated State. The host reads the STATUS_1, Activation Status bits to determine the link-up or link-down status.  In summary, this bit only provides link-down to link-up transition and link-up to link-down transition.	0 = No 1 = Yes
		0	Unsolicited API Commands this bit is set when an API command caused the Unsolicited Interrupt.  The host reads the API Outgoing mailbox to determine the API contents.	0 = No 1 = Yes