annotate targets/dsample.conf @ 407:f7f1f6f1a77d

init.c module: a chance at being correct for the D-Sample target
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 18 Jan 2018 04:45:11 +0000
parents 84e1e41b7812
children 336edc558a30
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
402
84e1e41b7812 targets/dsample.{conf,h}: configuration created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 CHIPSET=8
84e1e41b7812 targets/dsample.{conf,h}: configuration created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 DSP=33
84e1e41b7812 targets/dsample.{conf,h}: configuration created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 RF=10
84e1e41b7812 targets/dsample.{conf,h}: configuration created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 LINK_SCRIPT_SRC=src/cs/system/template/gsm_ds_int8_lj3.template
84e1e41b7812 targets/dsample.{conf,h}: configuration created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 FLASH_BASE_ADDR=0
84e1e41b7812 targets/dsample.{conf,h}: configuration created
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 FLASH_SECTOR_SIZE=0x10000