FreeCalypso > hg > fc-magnetite
view src/cs/drivers/drv_app/spi/spi_task.h @ 639:026c98f757a6
tpudrv12.h & targets/gtm900.h: our current support is for MGC2GSMT version only
As it turns out, there exist two different Huawei-made hw platforms both
bearing the marketing name GTM900-B: one is MG01GSMT, the other is MGC2GSMT.
The two are NOT fw-compatible: aside from flash chip differences which
should be handled by autodetection, the two hw platforms are already known
to have different RFFEs with different control signals, and there may be
other differences not yet known. Our current gtm900 build target is for
MGC2GSMT only; we do not yet have a specimen of MG01GSMT on hand, hence
no support for that version will be possible until and unless someone
provides one.
author | Mychaela Falconia <falcon@freecalypso.org> |
---|---|
date | Thu, 30 Jan 2020 18:19:01 +0000 |
parents | 945cf7f506b2 |
children |
line wrap: on
line source
/*****************************************************************************/ /* */ /* Name spi_task.h */ /* */ /* Function this file contains timers definitions used by spi_core, */ /* in case the PWR SWE is defined. */ /* */ /* Version 0.1 */ /* Author Candice Bazanegue */ /* */ /* Date Modification */ /* ------------------------------------ */ /* 20/08/2000 Create */ /* 01/09/2003 Modfication */ /* Author Pascal Puel */ /* */ /* (C) Copyright 2000 by Texas Instruments Incorporated, All Rights Reserved */ /*****************************************************************************/ #ifndef _SPI_TASK_H_ #define _SPI_TASK_H_ #include "rv/rv_defined_swe.h" // for RVM_PWR_SWE #ifdef RVM_PWR_SWE #include "pwr/pwr_cust.h" #define SPI_TIMER0 (RVF_TIMER_0) #define SPI_TIMER0_INTERVAL_1 (PWR_BAT_TEST_TIME_1) #define SPI_TIMER0_INTERVAL_2 (PWR_BAT_TEST_TIME_2) #define SPI_TIMER0_INTERVAL_3 (PWR_CALIBRATION_TIME_1) #define SPI_TIMER0_INTERVAL_4 (PWR_CALIBRATION_TIME_2) #define SPI_TIMER0_WAIT_EVENT (RVF_TIMER_0_EVT_MASK) #define SPI_TIMER1 (RVF_TIMER_1) #define SPI_TIMER1_INTERVAL (PWR_CI_CHECKING_TIME) #define SPI_TIMER1_WAIT_EVENT (RVF_TIMER_1_EVT_MASK) #define SPI_TIMER2 (RVF_TIMER_2) #define SPI_TIMER2_INTERVAL (PWR_CV_CHECKING_TIME) #define SPI_TIMER2_WAIT_EVENT (RVF_TIMER_2_EVT_MASK) #define SPI_TIMER3 (RVF_TIMER_3) #define SPI_TIMER3_INTERVAL (PWR_DISCHARGE_CHECKING_TIME_1) #define SPI_TIMER3_INTERVAL_BIS (PWR_DISCHARGE_CHECKING_TIME_2) #define SPI_TIMER3_WAIT_EVENT (RVF_TIMER_3_EVT_MASK) #endif // RVM_PWR_SWE // Prototypes void spi_adc_on (void); T_RV_RET spi_core(void); #endif // _SPI_TASK_H_