annotate targets/pirelli.conf @ 90:2de9e5f46550

.../main/gcc/bootentry.S: the literal pool needs to be arranged the way TI had it
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 20 Jul 2018 23:39:27 +0000
parents e8bba3b171c3
children 11aef23ec647
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
17
e8bba3b171c3 targets/*.conf: changes for Selenite
Mychaela Falconia <falcon@freecalypso.org>
parents: 16
diff changeset
1 # hw properties
16
5ba4316fa42c targets: initial import from Magnetite (pruned)
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 LINK_SCRIPT_SRC=src/cs/system/template/gsm_ds_pirelli_flash.template
5ba4316fa42c targets: initial import from Magnetite (pruned)
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 RAM_LINK_SCRIPT_SRC=src/cs/system/template/gsm_ds_pirelli_ram.template
5ba4316fa42c targets: initial import from Magnetite (pruned)
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 FLASH_BASE_ADDR=0
5ba4316fa42c targets: initial import from Magnetite (pruned)
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5 FLASH_SECTOR_SIZE=0x40000
17
e8bba3b171c3 targets/*.conf: changes for Selenite
Mychaela Falconia <falcon@freecalypso.org>
parents: 16
diff changeset
6
e8bba3b171c3 targets/*.conf: changes for Selenite
Mychaela Falconia <falcon@freecalypso.org>
parents: 16
diff changeset
7 # default config
e8bba3b171c3 targets/*.conf: changes for Selenite
Mychaela Falconia <falcon@freecalypso.org>
parents: 16
diff changeset
8 GPRS=0
e8bba3b171c3 targets/*.conf: changes for Selenite
Mychaela Falconia <falcon@freecalypso.org>
parents: 16
diff changeset
9 SRVC=0
e8bba3b171c3 targets/*.conf: changes for Selenite
Mychaela Falconia <falcon@freecalypso.org>
parents: 16
diff changeset
10 FCHG_STATE=1