annotate sw/Makefile @ 31:ab37fcb71744
fpga/sniffer-pps: add actual F/D control
author |
Mychaela Falconia <falcon@freecalypso.org> |
date |
Tue, 29 Aug 2023 21:22:37 +0000 |
parents |
abb72a74f27a |
children |
28ffdfa193f3 |
rev |
line source |
23
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
1 CC= gcc
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
2 CFLAGS= -O2
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
3 PROGDIR=sniff-rx
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
4 LIBDIR= libserial
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
5 SUBDIR= ${PROGDIR} ${LIBDIR}
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
6
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
7 all: ${SUBDIR}
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
8
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
9 sniff-rx: libserial
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
10
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
11 ${SUBDIR}: FRC
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
12 cd $@; ${MAKE} ${MFLAGS} CC=${CC} CFLAGS="${CFLAGS}"
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
13
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
14 clean: FRC
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
15 rm -f a.out core errs
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
16 for i in ${SUBDIR}; do (cd $$i; ${MAKE} ${MFLAGS} clean); done
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
17
|
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff
changeset
|
18 FRC:
|