comparison doc/Cardem-plans @ 39:a9e87abeeaa2

doc/Cardem-plans: article written
author Mychaela Falconia <falcon@freecalypso.org>
date Wed, 30 Aug 2023 03:32:06 +0000
parents
children 1068f9fd41d5
comparison
equal deleted inserted replaced
38:9ab785b8dc8e 39:a9e87abeeaa2
1 The long-term goal of SIMtrace3 project is to support both SIM interface
2 sniffing and card emulation. Both functions are needed when working in the
3 realm of Vintage Mobile Phones:
4
5 * Non-invasive, Heisenbug-free Hi-Z sniffing is needed in order to see why
6 certain phone-to-SIM combinations work while others don't, and to see exactly
7 what a given finicky phone requires from that special hard-to-get SIM.
8
9 * The next step of cloning that special SIM, or producing new SIMs that satisfy
10 the weird requirements of the finicky phone, will often require full emulation
11 of ISO 7816-4 / GSM 11.11 file system and CardOS in software, as we don't have
12 a real smartcard chip that gives us full freedom to implement whatever we
13 like.
14
15 However, in terms of scheduling priority, all of our initial work focuses on
16 the sniffer, with cardem deferred to some indefinite later time. We do,
17 however, have a preliminary idea of how we envision cardem working:
18
19 * Hardware setups will be different between sniffing and cardem. Our initial
20 objective is to produce a solidly usable, production quality sniffer pod,
21 described as HW setup version 2 in the Sniffing-hw-setup article. As the
22 name says, this pod will be for sniffing only. For card emulation there will
23 be a different cardem pod.
24
25 * The cardem pod will be similar to the sniffer pod, with just two changes:
26
27 - We'll add a 74LVC1G07 OD driver for pulling the I/O line low in exactly the
28 same way how real SIM cards do it;
29
30 - The SIM socket will be eliminated from the cardem pod, to eliminate any
31 possibility of a real SIM and cardem "fighting" to talk back to the same
32 ME/ID.
33
34 * FPGA gateware will also be different between sniffing and cardem. The cardem
35 design is expected to be more complex and use more FPGA resources, but there
36 is a good chance it will still fit into iCE40-HX1K FPGA and thus allow us to
37 keep using the same Icestick board.
38
39 * Right now we have no plans to stick a soft CPU core into the FPGA for cardem,
40 instead the plan is to use the same principal architecture as the sniffer
41 FPGA, using the UART channel at 3 Mbps to communicate with the host - although
42 this time this UART will be used bidirectionally.