comparison duart28c/src/vsrc/target_if.v @ 46:d80978bd645e

duart28c: started with a copy from duart28
author Mychaela Falconia <falcon@freecalypso.org>
date Wed, 29 Jul 2020 07:08:28 +0000
parents
children
comparison
equal deleted inserted replaced
45:2f8a4e3c48cb 46:d80978bd645e
1 /* This module captures our target interfaces. */
2
3 module target_if (GND, UART0_TxD, UART0_RxD, UART0_RTS, UART0_CTS,
4 UART0_DTR, UART0_DSR, UART0_DCD, UART0_RI,
5 UART1_TxD, UART1_RxD);
6
7 input GND;
8
9 input UART0_TxD, UART0_RTS, UART0_DTR;
10 output UART0_RxD, UART0_CTS, UART0_DSR, UART0_DCD, UART0_RI;
11
12 input UART1_TxD;
13 output UART1_RxD;
14
15 /* main DUART signal set header */
16
17 header_10pin main_if ( .pin_1(GND),
18 .pin_2(GND),
19 .pin_3(UART1_RxD),
20 .pin_4(UART0_RxD),
21 .pin_5(UART1_TxD),
22 .pin_6(UART0_TxD),
23 .pin_7(UART0_DCD),
24 .pin_8(UART0_CTS),
25 .pin_9(UART0_DTR),
26 .pin_10(UART0_RTS)
27 );
28
29 /* auxiliary DSR and RI */
30
31 header_3pin aux_if (.pin_1(GND),
32 .pin_2(UART0_DSR),
33 .pin_3(UART0_RI)
34 );
35
36 endmodule