FreeCalypso > hg > fc-small-hw

view fc-uja/schem+bom/vsrc/regulator_with_caps.v @ 77:4c5675c79555

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
lunalcd3.pcb: add orientation marker to SW1
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 18 Nov 2021 07:40:13 +0000
parents 0f9bdd60ce50
children
line wrap: on
line source

module regulator_with_caps (GND, IN, OUT);

input GND, IN;
output OUT;

regulator_ic reg (.IN(IN),
		  .OUT(OUT),
		  .GND(GND),
		  .EN(IN)
	);

capacitor input_cap (IN, GND);
capacitor output_cap (OUT, GND);

endmodule