FreeCalypso > hg > freecalypso-reveng

annotate gtm900/interface-signals @ 306:ce8a9d77ddd2

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
dsample-fw-disasm: one more cinit record
author Mychaela Falconia <falcon@freecalypso.org>
date Sun, 06 Oct 2019 02:27:52 +0000
parents c06cac606af3
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
290
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 UART interfaces
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 ===============
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 Both Calypso UARTs are brought out on the GTM900 module interface as follows:
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 Pin Name in manual Connected Calypso ball
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7 11 RXD2 TX_IRDA
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 12 TXD2 RX_IRDA
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 -------------------------------
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10 16 UART_DSR GPIO1
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 17 UART_RI GPIO0
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 18 UART_RXD TX_MODEM
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 19 UART_TXD RX_MODEM
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14 20 UART_CTS RTS_MODEM
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 21 UART_RTS CTS_MODEM
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16 22 UART_DTR GPIO3
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17 23 UART_DCD GPIO2
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
18
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
19 The interface signal names in Huawei's manual are given from the host's
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
20 perspective (classic DTE-to-DCE paradigm), thus they are the opposite of the
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
21 connected Calypso signal names. For the MODEM UART a complete 8-signal
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
22 interface with full modem control is defined, but the Calypso only provides
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
23 TxD & RxD, RTS & CTS, thus the other 4 modem control signals are GPIOs. The
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
24 signals which are defined as DTR and DCD from the host's perspective are
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
25 connected to GPIOs 3 and 2, respectively, just like on TI's C-Sample and
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
26 D-Sample boards, whereas the choices of GPIOs for DSR and RI are Huawei's own
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
27 arbitrary picks, as TI's development boards did not provide these signals.
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
28
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
29 Power control signals
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
30 =====================
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
31
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
32 Interface pin 13 (called VDD in the manual) appears to be connected to the V-IO
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
33 rail inside.
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
34
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
35 Interface pin 15 (PWON) is connected directly to Iota PWON as expected.
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
36
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
37 Interface pin 31 (called RST in the manual) appears to be connected to Iota
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
38 nTESTRESET through the same transistor circuit as on TI's development boards,
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
39 i.e., the signal brought out on the module interface is not raw nTESTRESET, but
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
40 what we call XDS_RESET, originally meant to be driven by TI's XDS510 and XDS560
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
41 "emulator" pods.
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
42
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
43 Other signals
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
44 =============
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
45
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
46 Interface pin 14 (called ADC in the manual) is connected to Iota ADIN1.
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
47
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
48 Interface pin 32 (called LPG in the manual) is indeed connected to Calypso ball
c06cac606af3 gtm900/interface-signals: notes from connection tracing
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
49 DSR_MODEM/LPG, which Huawei's firmware configures to be the LPG output.