comparison pirelli/pcb @ 10:b0f7481efc8b

Pirelli PCB rev eng: finally have something worthy to report: traced out the 3 chip selects for the RAM/flash MCP.
author Michael Spacefalcon <msokolov@ivan.Harhan.ORG>
date Sat, 20 Apr 2013 00:56:45 +0000
parents
children 8e4dac492552
comparison
equal deleted inserted replaced
9:7a84f9e42a84 10:b0f7481efc8b
1 The Pirelli DP-L10 PCB appears to have 8 layers. Following the good old DEC
2 convention, I shall refer to them as L1 through L8. Not knowing the original
3 designers' intended identification, I have arbitrarily assigned L1 to be the
4 battery/SIM side and L8 to be the display/keypad side. This numbering direction
5 makes it easier to work with steve-m's grind-down pictures.
6
7 Via structure: there don't seem to be too many all-the-way-through vias, if
8 any at all, other than maybe the grounding ones around the edges of the board.
9 Instead most/all internal vias are blind, spanning from L2 through L7.
10 At both surfaces there are micro-vias (with many/most of them one can't even
11 see the hope in steve-m's pictures, only a copper circle which one has to
12 infer is an "annulus" for a micro-via), and these micro-vias only go one layer
13 deep: from L1 to L2, and from L8 to L7.