view pirelli/32khz @ 361:5d1c186cc3cf

fluid-mnf/target-bin/cmd39.m0: hand-crafted by copying cmd.m0 and manually patching the S3 record that contains the 16-bit word at 0x1140, the literal pool DPLL init constant used by hardware_init_calypso()
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 14 Mar 2020 19:33:52 +0000
parents 3147e960aeff
children
line wrap: on
line source

Let's see if Pirelli's PCB layout implements the "special" GND for the 32 kHz
oscillator like TI's schematics and app notes indicate.

VSSO ball (A14): no trace on L1, so must be a micro-via right under the ball
itself. L1 coord (3640,1049). GND side of the cap for V-RTC power balls:
micro-vias at (3435,970) and (3458,980).