annotate venus/src/periph/trrs_jack.v @ 68:ef00bcf4a7ee

MCL: assign value to all capacitors
author Mychaela Falconia <falcon@freecalypso.org>
date Thu, 02 Dec 2021 05:53:13 +0000
parents 3afd172b83e1
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
57
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 /*
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 * This Verilog module encapsulates the physical PCB footprint pinout
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
3 * of the TRRS jack part we are using.
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
4 */
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
6 module trrs_jack (T, R, R2, S, T_sw, R_sw);
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
7
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
8 inout T, R, R2, S;
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
9 inout T_sw, R_sw;
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
10
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
11 pkg_TRRS_jack pkg (.pin_1(S),
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
12 .pin_2(T),
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
13 .pin_3(R),
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
14 .pin_4(R2),
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
15 .pin_5(T_sw),
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16 .pin_6(R_sw)
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17 );
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
18
3afd172b83e1 main audio channel implemented
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
19 endmodule