comparison venus/src/core/rfmatch_fem2rita_low.v @ 9:3ed0f7a9c489

Venus: first version of Verilog for the Calypso core
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 19 Nov 2021 05:58:21 +0000
parents
children
comparison
equal deleted inserted replaced
8:d23dae52cd7b 9:3ed0f7a9c489
1 /* RF Rx path from quadband FEM to Rita, low bands, per Leonardo schematics */
2
3 module rfmatch_fem2rita_low (In_neg, In_pos, Out_neg, Out_pos);
4
5 input In_neg, In_pos;
6 output Out_neg, Out_pos;
7
8 wire mid_neg, mid_pos;
9
10 capacitor C614 (In_neg, mid_neg);
11 capacitor C615 (In_pos, mid_pos);
12
13 inductor L605 (mid_neg, Out_neg);
14 inductor L606 (mid_pos, Out_pos);
15
16 endmodule