diff venus/src/core/rfmatch_fem2rita_low.v @ 9:3ed0f7a9c489

Venus: first version of Verilog for the Calypso core
author Mychaela Falconia <falcon@freecalypso.org>
date Fri, 19 Nov 2021 05:58:21 +0000
parents
children
line wrap: on
line diff
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/venus/src/core/rfmatch_fem2rita_low.v	Fri Nov 19 05:58:21 2021 +0000
@@ -0,0 +1,16 @@
+/* RF Rx path from quadband FEM to Rita, low bands, per Leonardo schematics */
+
+module rfmatch_fem2rita_low (In_neg, In_pos, Out_neg, Out_pos);
+
+input In_neg, In_pos;
+output Out_neg, Out_pos;
+
+wire mid_neg, mid_pos;
+
+capacitor C614 (In_neg, mid_neg);
+capacitor C615 (In_pos, mid_pos);
+
+inductor L605 (mid_neg, Out_neg);
+inductor L606 (mid_pos, Out_pos);
+
+endmodule