FreeCalypso > hg > freecalypso-schem2
diff venus/src/core/memory.v @ 87:96e02b1b2374
change flash+RAM MCP to S71PL129N
| author | Mychaela Falconia <falcon@freecalypso.org> |
|---|---|
| date | Fri, 10 Dec 2021 06:43:39 +0000 |
| parents | 3ed0f7a9c489 |
| children |
line wrap: on
line diff
--- a/venus/src/core/memory.v Fri Dec 10 06:20:19 2021 +0000 +++ b/venus/src/core/memory.v Fri Dec 10 06:43:39 2021 +0000 @@ -1,15 +1,15 @@ module memory (GND, Vflash, Vsram, MCU_A, MCU_D, MCU_nRD, MCU_nWR, MCU_nBHE, MCU_nBLE, - Flash_RST, CS_flash1, CS_RAM); + Flash_RST, CS_flash1, CS_flash2, CS_RAM); input GND, Vflash, Vsram; input [22:1] MCU_A; inout [15:0] MCU_D; input MCU_nRD, MCU_nWR, MCU_nBHE, MCU_nBLE; input Flash_RST; -input CS_flash1, CS_RAM; +input CS_flash1, CS_flash2, CS_RAM; -S71PL064J chip (.Flash_Vcc(Vflash), +S71PL129N chip (.Flash_Vcc(Vflash), .RAM_Vcc(Vsram), .Vss(GND), .A(MCU_A), @@ -17,6 +17,7 @@ .OE(MCU_nRD), .WE(MCU_nWR), .Flash_CE1(CS_flash1), + .Flash_CE2(CS_flash2), .Flash_RST(Flash_RST), .Flash_WP_ACC(Vflash), .Flash_ready_busy(), /* no connect */