| Sat, 20 Nov 2021 05:45:37 +0000 |
Mychaela Falconia |
venus/src/top/mobile.v written
|
| Sat, 20 Nov 2021 04:32:50 +0000 |
Mychaela Falconia |
Venus src: jtag_if.v adapted from FCDEV3B
|
| Fri, 19 Nov 2021 20:59:14 +0000 |
Mychaela Falconia |
Venus src: SIM socket block captured
|
| Fri, 19 Nov 2021 20:35:10 +0000 |
Mychaela Falconia |
Venus src: add 74LVC1G04 inverting buffer for SIM_CD
|
| Fri, 19 Nov 2021 20:10:46 +0000 |
Mychaela Falconia |
venus/src/periph/calypso_uart_in.v written
|
| Fri, 19 Nov 2021 19:46:03 +0000 |
Mychaela Falconia |
Venus primitives: add logic IC subpackages
|
| Fri, 19 Nov 2021 18:57:57 +0000 |
Mychaela Falconia |
Venus MCL: add 74LVC125A for Calypso UART inputs
|
| Fri, 19 Nov 2021 06:48:25 +0000 |
Mychaela Falconia |
venus/src/periph/battery.v: adapted from FCDEV3B
|
| Fri, 19 Nov 2021 06:44:53 +0000 |
Mychaela Falconia |
venus/src/periph/sma_wrap.v: unchanged from FCDEV3B
|
| Fri, 19 Nov 2021 06:09:13 +0000 |
Mychaela Falconia |
Venus core: bring out SIM_CD
|
| Fri, 19 Nov 2021 05:58:21 +0000 |
Mychaela Falconia |
Venus: first version of Verilog for the Calypso core
|
| Fri, 19 Nov 2021 03:47:49 +0000 |
Mychaela Falconia |
Venus primitives: add TRRS jack
|
| Fri, 19 Nov 2021 03:44:51 +0000 |
Mychaela Falconia |
Venus MCL: add audio jacks
|
| Fri, 19 Nov 2021 03:07:48 +0000 |
Mychaela Falconia |
Venus primitives file started
|
| Fri, 19 Nov 2021 01:43:41 +0000 |
Mychaela Falconia |
Venus MCL: add LEDs
|
| Fri, 19 Nov 2021 01:02:52 +0000 |
Mychaela Falconia |
Venus MCL: connectors from FCDEV3B
|
| Fri, 19 Nov 2021 00:35:01 +0000 |
Mychaela Falconia |
venus/src/pinouts: from FCDEV3B and Tango
|
| Fri, 19 Nov 2021 00:26:08 +0000 |
Mychaela Falconia |
Venus MCL: put Epcos FEM at U601
|
| Fri, 19 Nov 2021 00:24:16 +0000 |
Mychaela Falconia |
Venus MCL: specify X201 32.768 kHz crystal
|
| Thu, 18 Nov 2021 23:35:57 +0000 |
Mychaela Falconia |
Venus MCL: starting with major components
|
