Architecture of oscomBB

[Harald Welte]

Hi,

On Sun, Sep 18, 2011 at 10:14:24AM +0200, nghia phan wrote:

> b/ on the downllink path, how is the FCH detection process split between
> dsp, arm7 and PC? ie from raw burst to FCH detection indication and offset
> value.
> c/ on the downllink path, how is the SCH decode process split between dsp,
> arm7 and PC? ie from raw burst to GSM frame number, BSIC etc..
> d/ on the downllink path, how is the BCCH decode process split between dsp,
> arm7 and PC? ie from raw burst to System Informations...
> d/ on the uplink path, how the RACH encode process (RACH_REQ) is split
> between dsp, arm7 and PC?

It's the same for all of them: 

* demodulation, interleaving, convolutional code, etc. is all in the DSP
* scheduling (TDMA frame/multiframe/etc) as well as frequency and tx
  power control is done by the ARM
* the interface between layer1 and layer2 (LAPDm) is via serial line
  and everything L2 or higher runs on the PC.

-- 
- Harald Welte <laforge at gnumonks.org>           http://laforge.gnumonks.org/
============================================================================
"Privacy in residential applications is a desirable marketing option."
                                                  (ETSI EN 300 175-7 Ch. A6)