FreeCalypso > hg > fc-small-hw

annotate lunalcd2/src/Makefile @ 70:000411b39576

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
lunalcd2/src/Makefile: generate BOM outputs
author Mychaela Falconia <falcon@freecalypso.org>
date Sat, 26 Jun 2021 21:16:48 +0000
parents 907bff95244d
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
59
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
1 VSRCS= vsrc/MAX1916.v vsrc/bl_current_sink.v vsrc/board.v \
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
2 vsrc/current_select.v vsrc/lcd_module.v
70
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
3 BOMS= tallied-bom.txt tallied-bom.csv comptab.txt
61
df8f40386c0b lunalcd2/src/Makefile: generate pcb-netlist.txt
Mychaela Falconia <falcon@freecalypso.org>
parents: 60
diff changeset
4 NETS= sverp.unet bound.unet pcb-netlist.txt
59
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
5
70
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
6 all: ${BOMS} ${NETS} elements.pcb
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
7
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
8 tallied-bom.txt: MCL
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
9 ueda-mkbom -cr > $@
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
10
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
11 tallied-bom.csv: MCL
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
12 ueda-csvbom > $@
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
13
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
14 comptab.txt: MCL
000411b39576 lunalcd2/src/Makefile: generate BOM outputs
Mychaela Falconia <falcon@freecalypso.org>
parents: 62
diff changeset
15 ueda-shortbom > $@
59
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
16
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
17 sverp.unet: ${VSRCS} primitives Makefile
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
18 ueda-sverp -o $@ ${VSRCS}
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
19
60
38c713964bb7 lunalcd2: MCL binding complete
Mychaela Falconia <falcon@freecalypso.org>
parents: 59
diff changeset
20 bound.unet: MCL sverp.unet
38c713964bb7 lunalcd2: MCL binding complete
Mychaela Falconia <falcon@freecalypso.org>
parents: 59
diff changeset
21 unet-bind -c sverp.unet $@
38c713964bb7 lunalcd2: MCL binding complete
Mychaela Falconia <falcon@freecalypso.org>
parents: 59
diff changeset
22
61
df8f40386c0b lunalcd2/src/Makefile: generate pcb-netlist.txt
Mychaela Falconia <falcon@freecalypso.org>
parents: 60
diff changeset
23 pcb-netlist.txt: bound.unet
df8f40386c0b lunalcd2/src/Makefile: generate pcb-netlist.txt
Mychaela Falconia <falcon@freecalypso.org>
parents: 60
diff changeset
24 unet2pcb bound.unet $@
df8f40386c0b lunalcd2/src/Makefile: generate pcb-netlist.txt
Mychaela Falconia <falcon@freecalypso.org>
parents: 60
diff changeset
25
62
907bff95244d lunalcd2/src/Makefile: generate elements.pcb
Mychaela Falconia <falcon@freecalypso.org>
parents: 61
diff changeset
26 elements.pcb: MCL
907bff95244d lunalcd2/src/Makefile: generate elements.pcb
Mychaela Falconia <falcon@freecalypso.org>
parents: 61
diff changeset
27 ueda-getfps -ch | ueda-runm4 > $@
907bff95244d lunalcd2/src/Makefile: generate elements.pcb
Mychaela Falconia <falcon@freecalypso.org>
parents: 61
diff changeset
28
59
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
29 clean:
d5d14b426faa lunalcd2: structural Verilog source captured
Mychaela Falconia <falcon@freecalypso.org>
parents:
diff changeset
30 rm -f *.unet *.txt *.csv errs elements.pcb